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ABSTRACT 
This thesis presents a fully pipelined and parameterised parallel hardware 
implementation of a large vocabulary, user-independent and continuous speech 
recognition system for use in mobile applications. Algorithm acceleration is achieved 
by realising in hardware the most time-consuming components of the speech 
recognition system. By adopting a parallel solution, the necessary calculations can be 
completed in a sufficiently short elapsed time for embedded target systems. 
Sphinx 3 is identified as an appropriate speech recognition system for this work and is 
profiled to determine the most time-consuming parts of the code. As these parts of the 
code employ calculations based on floating point operations, which are not suitable for 
the high-performance and low-power execution on embedded systems, these 
calculations have been converted to scaled integer operations. It is verified using the 
AN4, RM1 and TIMIT speech databases that the scaled integer version of the speech 
recognition system can achieve a similar word error rate to the original floating point 
version, while taking less than 8% of the calculation time used by the original version. 
The scaled integer version of the speech recognition system is redesigned in VHDL for 
parallel implementation in electronic hardware. The designs of a calculation module 
and a data module are described, both of which can be configured according to the 
number of parallel units and the data module can be configured according to the total 
numbers of feature vectors and senones used in the speech representation. The 
hardware designs are synthesised to a range of FPGAs and the results showed that the 
larger Virtex7 devices are capable of holding several thousands of senones which are 
sufficient for most recognition tasks. Hardware designs with different numbers of 
parallel calculation units are simulated at both behavioural level and platform-based 
level and the resulting implementations are able to operate in real time. The results 
show that the hardware implementation, even with only one calculation unit, can 
perform the same calculations almost 80 times faster than does a modern embedded 
microprocessor, even when operating at only one fifth of the clock frequency. With 
larger numbers of parallel calculation units, the whole design can operate at even lower 
clock frequencies, saving power while maintaining a rapid calculation speed. The 
hardware designs are also implemented on a physical system having both an FPGA and 
a microprocessor board to demonstrate the operational capabilities of a full system. 
ii 
 
ACKNOWLEDGEMENTS 
 
First of all, I would like to take this opportunity to thank my supervisors Dr. David 
Mulvaney and Dr. Sekharjit Datta for their continual guidance and support throughout 
this research. Without their valuable advice and assistance from our weekly meeting, it 
would not have been possible for me to achieve all the objectives of this research and 
complete this thesis. My thanks also go to Dr Vassilios Chouliaras and Dr. Omar 
Farooq for their help on the earlier stage of this research, and Professor Bryan 
Woodward for his help on the correction of this thesis. 
Second, I would like to express my deep gratitude to my father Zijing Hu, my mother 
Haiou Yu and my sister Yanjuan Hu for their unconditional love, enormous support and 
encouragement in all aspects of my life. My special thanks go to my wife Liya Ying, 
for her endless love, great understanding and patience throughout my long study period 
in UK. I also want to thank all of my family members who took care of my lovely son 
Bofei Hu when I was away from home. 
Last but not least, I would like to thank all of my friends and research colleagues who 
have helped me to complete this research work. Thank you for everything you have 
done to make my life in Loughborough so memorable. 
 
iii 
 
TABLE OF CONTENTS 
 
Abstract .......................................................................................................... i!
Acknowledgements ...................................................................................... ii!
Table of Contents ........................................................................................ iii!
List of Figures ............................................................................................... x!
List of Tables .......................................................................................... xviii!
List of Abbreviations .................................................................................. xx!
List of Publications ..................................................................................xxiv!
1! Introduction ............................................................................................. 1!
1.1! Motivation ...................................................................................................... 4!
1.2! Aim and objectives ......................................................................................... 5!
1.3! Original contributions .................................................................................... 7!
1.4! Structure of the thesis ..................................................................................... 7!
2! Background of automatic speech recognition ......................................... 9!
2.1! Overview of automatic speech recognition .................................................. 10!
2.1.1! ASR difficulties ................................................................................. 10!
2.1.2! ASR types.......................................................................................... 11!
2.1.3! ASR performance .............................................................................. 13!
2.1.4! ASR applications ............................................................................... 14!
2.2! Framework of automatic speech recognition ............................................... 17!
2.2.1! Front-end feature extraction .............................................................. 18!
2.2.2! Back-end pattern classification ......................................................... 21!
2.3! Available ASR software ............................................................................... 40!
2.3.1! Software selection criteria ................................................................. 40!
2.3.2! Types of ASR software ..................................................................... 41!
iv 
2.3.3! Free software comparison ................................................................. 42!
2.4! ASR on mobile phones................................................................................. 49!
2.4.1! Network speech recognition .............................................................. 49!
2.4.2! Distributed speech recognition .......................................................... 50!
2.4.3! Embedded speech recognition ........................................................... 51!
2.5! Embedded ASR research .............................................................................. 51!
2.5.1! Whole speech recognition by hardware ............................................ 52!
2.5.2! Back-end search acceleration by hardware ....................................... 54!
2.5.3! GMM scoring acceleration in FPGA ................................................ 55!
2.5.4! GMM scoring acceleration in ASIC ................................................. 57!
2.5.5! GMM scoring acceleration in GPU ................................................... 59!
2.6! Summary ...................................................................................................... 60!
3! Speech recognition system based on Sphinx 3 ..................................... 62!
3.1! Sphinx recogniser selection .......................................................................... 63!
3.1.1! Overview ........................................................................................... 63!
3.1.2! Sphinx 1 ............................................................................................ 64!
3.1.3! Sphinx 2 ............................................................................................ 65!
3.1.4! Sphinx 3 ............................................................................................ 65!
3.1.5! Sphinx 4 ............................................................................................ 66!
3.1.6! Pocket Sphinx.................................................................................... 67!
3.1.7! Summary ........................................................................................... 67!
3.2! Sphinx 3 introduction ................................................................................... 68!
3.2.1! Available executable ......................................................................... 68!
3.2.2! Front-end processing ......................................................................... 70!
3.2.3! Acoustic model and language model ................................................ 72!
3.2.4! Search structure ................................................................................. 74!
3.2.5! Search initialisation ........................................................................... 74!
3.2.6! Speed-up techniques .......................................................................... 75!
3.3! Speech recognition system set-up ................................................................ 79!
v 
3.3.1! Overview ........................................................................................... 79!
3.3.2! Database preparation ......................................................................... 81!
3.3.3! Language model training ................................................................... 83!
3.3.4! Acoustic model training .................................................................... 84!
3.3.5! Speech recognition ............................................................................ 86!
3.3.6! Result generation ............................................................................... 87!
3.4! Speech recognition system optimisation ...................................................... 87!
3.4.1! Configuration parameters for Sphinx 3 ............................................. 88!
3.4.2! Speech recognition accuracy optimisation ........................................ 90!
3.4.3! Recognition experiments set-up ........................................................ 91!
3.4.4! Recognition results and analysis ....................................................... 92!
3.5! Summary .................................................................................................... 106!
4! Source code profiling, analysis and modification ............................... 108!
4.1! Source code profiling ................................................................................. 109!
4.1.1! Source code recompilation .............................................................. 109!
4.1.2! Flat profile results analysis.............................................................. 111!
4.1.3! Call graph results analysis ............................................................... 117!
4.2! Source code analysis .................................................................................. 121!
4.2.1! Input files analysis ........................................................................... 122!
4.2.2! Data structure analysis .................................................................... 126!
4.2.3! Function analysis ............................................................................. 130!
4.3! Source code modification ........................................................................... 136!
4.3.1! New data structure ........................................................................... 136!
4.3.2! Input data scaling up ....................................................................... 142!
4.3.3! Integer versions of mgau_eval ........................................................ 145!
4.4! Source code verification ............................................................................. 146!
4.4.1! Verification set-up ........................................................................... 147!
4.4.2! Results analysis ............................................................................... 147!
4.5! Source code separation ............................................................................... 151!
vi 
4.5.1! Functions for independent implementation of mgau_eval .............. 152!
4.5.2! Experiments for independent implementation of mgau_eval ......... 155!
4.6! Summary .................................................................................................... 159!
5! Hardware design of most time-consuming function mgau_eval ........ 161!
5.1! Senone score module .................................................................................. 162!
5.1.1! Basic calculation module ................................................................ 166!
5.1.2! Parallel adder module ...................................................................... 169!
5.1.3! DVAL calculation module .............................................................. 174!
5.1.4! Gaussian score calculation module ................................................. 179!
5.1.5! Senone score calculation module .................................................... 181!
5.2! On-chip ROM data module ........................................................................ 190!
5.2.1! On-chip ROM read control module ................................................ 194!
5.2.2! Basic ROM module ......................................................................... 196!
5.2.3! Senone score module with on-chip ROM data module .................. 199!
5.3! On-chip BRAM data module ..................................................................... 200!
5.3.1! On-chip BRAM read control module .............................................. 204!
5.3.2! Basic BRAM module ...................................................................... 206!
5.3.3! Parallel BRAM module ................................................................... 212!
5.3.4! Senone score module with on-chip BRAM data module ................ 218!
5.4! Test bench design ....................................................................................... 220!
5.4.1! Test bench for ROM-DM ................................................................ 221!
5.4.2! Test bench for BRAM-DM ............................................................. 224!
5.5! Summary .................................................................................................... 229!
6! Hardware synthesis, simulation and implementation ......................... 231!
6.1! Hardware synthesis .................................................................................... 232!
6.1.1! Targeted FPGAs .............................................................................. 232!
6.1.2! Experimental setup .......................................................................... 234!
6.1.3! FPGA resource utilisation ............................................................... 235!
6.1.4! Maximum clock frequency ............................................................. 246!
vii 
6.2! Hardware simulation .................................................................................. 250!
6.2.1! Simulation procedure ...................................................................... 250!
6.2.2! Simulation results ............................................................................ 253!
6.2.3! Execution time analysis ................................................................... 263!
6.3! Hardware implementation .......................................................................... 267!
6.3.1! Implementation platform ................................................................. 268!
6.3.2! Implementation design .................................................................... 269!
6.3.3! Implementation procedure .............................................................. 275!
6.4! Summary .................................................................................................... 279!
7! Conclusion and future work ................................................................ 281!
7.1! Conclusion.................................................................................................. 281!
7.1.1! Software selection ........................................................................... 281!
7.1.2! Speech recognition system optimisation ......................................... 282!
7.1.3! Source code profiling and analysis ................................................. 282!
7.1.4! Software modification and hardware design ................................... 283!
7.1.5! Hardware simulation ....................................................................... 284!
7.1.6! Hardware implementation ............................................................... 285!
7.2! Future work ................................................................................................ 285!
References ................................................................................................. 288!
Appendix A! Brief history of Sphinx system ........................................ 303!
A.1! Sphinx speech recogniser ........................................................................... 303!
A.2! Sphinx acoustic model trainer .................................................................... 305!
A.3! Sphinx language model trainer ................................................................... 305!
Appendix B! TIMIT database preparation ............................................ 306!
B.1! Phone list file and dictionary file ............................................................... 306!
B.2! Transcription file and control file .............................................................. 308!
B.3! Configuration file ....................................................................................... 310!
Appendix C! Profiling results for RM1 and TIMIT .............................. 311!
C.1! Flat profile results for RM1........................................................................ 311!
viii 
C.2! Flat profile results for TIMIT ..................................................................... 313!
Appendix D! Verifying results for RM1 and TIMIT ............................ 315!
D.1! Verifying results for RM1 .......................................................................... 315!
D.2! Verifying results for TIMIT ....................................................................... 316!
Appendix E! Source code analysis ........................................................ 317!
E.1! Data structure analysis ............................................................................... 317!
E.2! Function analysis ........................................................................................ 326!
Appendix F! List of developed bash script ........................................... 337!
F.1! Setting up Sphinx 3 recognition system ..................................................... 337!
F.2! Optimising Sphinx 3 recognition system ................................................... 338!
F.3! Recompiling Sphinx 3 for profiling ........................................................... 338!
F.4! Compiling scaled integer version of Sphinx 3 ........................................... 339!
F.5! Verification of scaled integer version of Sphinx 3 ..................................... 339!
Appendix G! List of developed C code ................................................. 340!
G.1! Scaled integer version of mgau_eval ......................................................... 340!
G.2! Exporting required data for mgau_eval ...................................................... 340!
G.3! Independent version of mgau_eval ............................................................ 341!
G.4!  Embedded version of mgau_eval .............................................................. 342!
Appendix H! List of developed VHDL code ........................................ 343!
H.1! Senone score module (SSM) ...................................................................... 343!
H.2! On-chip ROM data module (ROM-DM) ................................................... 344!
H.3! On-chip BRAM data module (BRAM-DM) .............................................. 345!
H.4! Test bench .................................................................................................. 346!
H.5! AMBA APB slave ...................................................................................... 348!
Appendix I! Integrator/AP system .......................................................... 349!
I.1! Clock signal ................................................................................................ 349!
I.2! Memory map .............................................................................................. 350!
I.3! AMBA bus ................................................................................................. 353!
ix 
Appendix J! Resources included in DVD ............................................... 362!
 
x 
 
LIST OF FIGURES 
 
Figure 1.1 Main components of multi-language communication system (MLCS) for 
mobile phone .................................................................................................................... 4!
Figure 1.2 Proposed speech recognition system for mobile devices ................................ 6!
Figure 2.1 Speech recognition as pattern classification [17] .......................................... 17!
Figure 2.2 MFCC feature extraction procedure [23] ...................................................... 20!
Figure 3.1 The layout of Sphinx 3 program [97]............................................................ 68!
Figure 3.2 Front-end of Sphinx 3 [98] ............................................................................ 70!
Figure 3.3 First and second derivatives of cepstrum vector [91] ................................... 72!
Figure 3.4 Hidden Markov model used in Sphinx 3 [91] ............................................... 73!
Figure 3.5 Two stages of Sphinx 3 [99] ......................................................................... 74!
Figure 3.6 Techniques used for speed-up recognition process [100] ............................. 75!
Figure 3.7 Flat lexicon for search [104] ......................................................................... 77!
Figure 3.8 Tree lexicon for search [104] ........................................................................ 77!
Figure 3.9 Components for speech recognition system.................................................. 80!
Figure 3.10 Procedure for training the language model ................................................. 83!
Figure 3.11 WER for AN4 with 1000 senones and 1 Gaussian ..................................... 93!
Figure 3.12 WER for AN4 with 1000 senones and 2 Gaussians.................................... 93!
Figure 3.13 WER for AN4 with 1000 senones and 4 Gaussians.................................... 93!
Figure 3.14 WER for AN4 with 1000 senones and 8 Gaussians.................................... 94!
Figure 3.15 WER for AN4 with 600 senones ................................................................. 96!
Figure 3.16 WER for AN4 with 800 senones ................................................................. 96!
Figure 3.17 WER for AN4 with 1200 senones ............................................................... 97!
Figure 3.18 WER for AN4 with 1400 senones ............................................................... 97!
Figure 3.19 Lowest WER for recognising AN4 ............................................................. 98!
Figure 3.20 WER for RM1 with 600 senones .............................................................. 100!
Figure 3.21 WER for RM1 with 800 senones .............................................................. 100!
Figure 3.22 WER for RM1 with 1000 senones ............................................................ 100!
Figure 3.23 WER for RM1 with 1200 senones ............................................................ 101!
xi 
Figure 3.24 WER for RM1 with 1400 senones ............................................................ 101!
Figure 3.25 Lowest WER obtained for RM1 ............................................................... 102!
Figure 3.26 WER for TIMIT ........................................................................................ 104!
Figure 3.27 Lowest WER obtained for TIMIT ............................................................ 105!
Figure 4.1 Components for speech recognition system for profiling source code ....... 110!
Figure 4.2 Example of flat profile results for recognising AN4................................... 112!
Figure 4.3 Percentage of execution time for AN4 with 600 senones, 4 Gaussians, 
language weight 15 and word insert penalty 0.7 .......................................................... 114!
Figure 4.4 Percentage of execution time for AN4 with 600 senones, 8 Gaussians, 
language weight 18 and word insert penalty 0.5 .......................................................... 114!
Figure 4.5 Percentage of execution time for AN4 with 1000 senones, 4 Gaussians, 
language weight 15 and word insert penalty 0.7 .......................................................... 114!
Figure 4.6 Percentage of execution time for AN4 with 600 senones, 2 Gaussians, 
language weight 12 and word insert penalty 0.6 .......................................................... 115!
Figure 4.7 Percentage of execution time for AN4 with 800 senones, 8 Gaussians, 
language weight 16 and word insert penalty 0.7 .......................................................... 115!
Figure 4.8 Percentage of execution time taken by mgau_eval for AN4 using the 
language weight and word insert penalty giving the lowest WER ............................... 115!
Figure 4.9 Example of call graph results for recognising AN4 .................................... 118!
Figure 4.10 Call graph leading to the execution of the most time-consuming function 
mgau_eval..................................................................................................................... 120!
Figure 4.11 Call graph used for initialisation of Sphinx 3 ........................................... 121!
Figure 4.12 Bash script for displaying the cepstral file ................................................ 122!
Figure 4.13 Cepstral file format ................................................................................... 123!
Figure 4.14 Model definition file format ...................................................................... 123!
Figure 4.15 Bash script used for displaying the acoustic model .................................. 124!
Figure 4.16 Gaussian mean and variance file format ................................................... 125!
Figure 4.17 Mixture weights file format ...................................................................... 125!
Figure 4.18 Transition matrix file format ..................................................................... 126!
Figure 4.19 Data structures that are most related to mgau_eval .................................. 127!
Figure 4.20 Shared interface for Sphinx 3 .................................................................... 131!
Figure 4.21 Search operations performed on each frame [99] ..................................... 132!
Figure 4.22 Parent functions for mgau_eval ................................................................ 133!
xii 
Figure 4.23 The interfaces and procedures for mgau_eval .......................................... 134!
Figure 4.24 Floating point version of data structures for senones ............................... 137!
Figure 4.25 Floating point version of data structures for speech frames ..................... 139!
Figure 4.26 Integer version of data structures for speech frames ................................. 140!
Figure 4.27 Integer version of data structures for senones ........................................... 140!
Figure 4.28 Declaration of structures used by mgau_eval ........................................... 141!
Figure 4.29 Scaling up functions for senones .............................................................. 142!
Figure 4.30 Scaling up functions for speech frames .................................................... 143!
Figure 4.31 Interfacing functions for scaling up senones ............................................. 144!
Figure 4.32 Interfacing functions for scaling up speech frames .................................. 145!
Figure 4.33 Integer version of mgau_eval .................................................................... 146!
Figure 4.34 WER for AN4 using the 32-bit integer version recognisor with the best five 
sets of parameters ......................................................................................................... 148!
Figure 4.35 WER for AN4 using the 64-bit integer version recognisor with the best five 
sets of parameters ......................................................................................................... 148!
Figure 4.36 WER for AN4 using the 32-bit integer version ........................................ 150!
Figure 4.37 WER for AN4 using the 64-bit integer version ........................................ 151!
Figure 4.38 Procedure for the main functions calling mgau_eval independently ........ 156!
Figure 5.1 Interface of the senone score module (SSM) .............................................. 163!
Figure 5.2 Main modules in the senone score module (SSM) ..................................... 164!
Figure 5.3 The calculations performed in each module in SSM .................................. 166!
Figure 5.4 Interface of basic calculation module (BCM) ............................................. 167!
Figure 5.5 Architecture of basic calculation module (BCM) ....................................... 168!
Figure 5.6 Architecture of parallel adder module (PAM) for two parallel BCM units 170!
Figure 5.7 Architecture of parallel adder module (PAM) for three parallel BCM units
 ...................................................................................................................................... 171!
Figure 5.8 Architecture of sub-PAM with three inputs ................................................ 172!
Figure 5.9 Architecture of sub-PAM with two inputs .................................................. 172!
Figure 5.10 Architecture of PM for two parallel BCM units ....................................... 174!
Figure 5.11 Interface of DVAL calculation module (DCM) ........................................ 175!
Figure 5.12 Architecture of DCM for 39 parallel BCM units ...................................... 176!
Figure 5.13 Architecture of DCM for fewer than 39 parallel BCM units .................... 177!
Figure 5.14 Architecture of 32-bit delay module for two parallel BCM units ............. 178!
xiii 
Figure 5.15 Architecture of DM for two parallel BCM units....................................... 178!
Figure 5.16 Interface of Gaussian score calculation module (GSCM) ........................ 179!
Figure 5.17 Architecture of Gaussian score calculation module (GSCM) ................... 180!
Figure 5.18 Architecture of GSM for two parallel BCM units .................................... 181!
Figure 5.19 Interface of senone score calculation module (SSCM) ............................. 182!
Figure 5.20 Architecture of senone score calculation module (SSCM) ....................... 183!
Figure 5.21 Interface of sub-SSCM.............................................................................. 184!
Figure 5.22 Architecture of initialisation part of sub-SSCM ....................................... 185!
Figure 5.23 Architecture of logarithmic calculation part of sub-SSCM ...................... 186!
Figure 5.24 Architecture of sub-SSCM ........................................................................ 189!
Figure 5.25 Architecture of senone score module (SSM) for two parallel BCM units 190!
Figure 5.26 Interface of on-chip ROM data module (ROM-DM)................................ 191!
Figure 5.27 Main modules included in on-chip ROM data module (ROM-DM) ........ 193!
Figure 5.28 Interface of on-chip ROM read control module (ROM-RCTL) ............... 194!
Figure 5.29 Required outputs from ROM-RCTL ......................................................... 195!
Figure 5.30 Interface of ROM-FEAT module .............................................................. 196!
Figure 5.31 Interface of ROM-DVAL module............................................................. 197!
Figure 5.32 Senone score module with on-chip ROM data module (SSM-ROM) ...... 199!
Figure 5.33 Interface of on-chip BRAM data module (BRAM-DM) .......................... 201!
Figure 5.34 Architecture of on-chip BRAM data module (BRAM-DM) .................... 202!
Figure 5.35 Interface of on-chip BRAM read control module (BRAM-RCTL) .......... 204!
Figure 5.36 Required outputs from BRAM-RCTL ...................................................... 205!
Figure 5.37 Interface of basic BRAM module (BRAM-BASIC)................................. 207!
Figure 5.39 Interface of write control module for basic BRAM module (BRAM-
BASIC-WCTL) ............................................................................................................ 207!
Figure 5.38 Architecture of basic BRAM module (BRAM-BASIC) ........................... 208!
Figure 5.40 Architecture of the write control module for basic BRAM module (BRAM-
BASIC-WCTL) ............................................................................................................ 209!
Figure 5.41 Interface of individual BRAM module for basic BRAM module (BRAM-
1W1R) .......................................................................................................................... 210!
Figure 5.42 Architecture of individual BRAM module for basic BRAM module 
(BRAM-1W1R) ............................................................................................................ 211!
Figure 5.43 Interface of parallel BRAM module (BRAM-PARALLEL) .................... 212!
xiv 
Figure 5.44 Architecture of parallel BRAM module (BRAM-PARALLEL) when 
implemented with a single BCM unit ........................................................................... 213!
Figure 5.45 Architecture of parallel BRAM module (BRAM-PARALLEL) when 
implemented with two parallel BCM units .................................................................. 214!
Figure 5.46 Interface of parallel BRAM write control module (BRAM-PARALLEL-
WCTL) ......................................................................................................................... 215!
Figure 5.47 Vectors of data stored in individual BRAM-1W1Rs in BRAM-PARALLEL
 ...................................................................................................................................... 216!
Figure 5.48 Required outputs for write enable signal wenxx in BRAM-PARALLEL-
WCTL ........................................................................................................................... 217!
Figure 5.49 Interface of senone score module with on-chip BRAM data module (SSM-
BRAM) ......................................................................................................................... 218!
Figure 5.50 Architecture of senone score module with on-chip BRAM data module 
(SSM-BRAM) when implemented with a single BCM unit ........................................ 219!
Figure 5.51 Test benches for ROM-DM, SSM-ROM and SSM .................................. 221!
Figure 5.52 Signals generated by the test benches for ROM-DM ............................... 222!
Figure 5.53 Signals generated by test benches for SSM when implemented with a single 
BCM unit ...................................................................................................................... 223!
Figure 5.54 Signals generated by test benches for SSM when implemented with two 
parallel BCM units ....................................................................................................... 223!
Figure 5.55 Test benches for BRAM-DM and SSM when implemented with a single 
BCM unit ...................................................................................................................... 224!
Figure 5.56 Signals generated for BRAM-DM by test benches ................................... 225!
Figure 5.57 Test benches for SSM-BRAM .................................................................. 227!
Figure 5.58 Signals generated for SSM-BRAM by test benches ................................. 228!
Figure 6.1 Slice register usage for SSM ....................................................................... 236!
Figure 6.2 Slice LUT usage for SSM ........................................................................... 237!
Figure 6.3 DSP48E usage for SSM .............................................................................. 238!
Figure 6.4 Slice register usage for ROM-DM .............................................................. 239!
Figure 6.5 Slice LUT usage for ROM-DM .................................................................. 239!
Figure 6.6 Projected maximum number of senones in ROM-DM that can be 
implemented in FPGAs ................................................................................................ 240!
Figure 6.7 Slice register usage for BRAM-DM ........................................................... 241!
xv 
Figure 6.8 Slice LUT usage for BRAM-DM................................................................ 242!
Figure 6.9 BRAM usage for BRAM-DM..................................................................... 242!
Figure 6.10 Projected maximum number of senones in BRAM-DM that can be 
implemented in FPGAs ................................................................................................ 243!
Figure 6.11 Comparison of slice register usage ........................................................... 244!
Figure 6.12 Comparison of slice LUT usage................................................................ 244!
Figure 6.13 Maximum clock frequencies achieved for SSM in FPGAs ...................... 247!
Figure 6.14 Maximum clock frequencies achieved for ROM-DM in FPGAs ............. 248!
Figure 6.15 Maximum clock frequencies achieved for BRAM-DM in FPGAs........... 248!
Figure 6.16 Maximum clock frequencies achieved for SSM-ROM in FPGAs ............ 249!
Figure 6.17 Maximum clock frequencies achieved for SSM-BRAM in FPGAs ......... 250!
Figure 6.18 Procedure of behavioural simulation ........................................................ 251!
Figure 6.19 Procedure of platform-based simulation ................................................... 252!
Figure 6.20 Simulation results for the on-chip ROM data module (ROM-DM) .......... 254!
Figure 6.21 Simulation result for the senone score module (SSM) ............................. 256!
Figure 6.22 Simulation result for SSM with ROM-DM (SSM-ROM) ........................ 257!
Figure 6.23 Simulation results for BRAM-DM when implemented on a single BCM 
unit ................................................................................................................................ 259!
Figure 6.24 Simulation results for BRAM-DM when implemented on two parallel 
BCM units .................................................................................................................... 260!
Figure 6.25 Simulation results for SSM with BRAM-DM (SSM-BRAM) when 
implemented on a single BCM unit .............................................................................. 261!
Figure 6.26 Simulation result for SSM with BRAM-DM (SSM-BRAM) when 
implemented with two parallel BCM units .................................................................. 262!
Figure 6.27 Time taken to calculate 102 CI and 1000 CD senone scores for a single 
frame of speech............................................................................................................. 265!
Figure 6.28 Lowest FPGA clock frequency needed to maintain real time performance
 ...................................................................................................................................... 267!
Figure 6.29 System bus Architecture for Integrator/AP board [126] ........................... 268!
Figure 6.30 Implementation of SSM-BRAM on the Integrator/AP board ................... 270!
Figure 6.31 Implementation of SSM-ROM on the Integrator/AP board...................... 271!
Figure 6.32 Memory map for the registers that provide the inputs and outputs for SSM-
BRAM .......................................................................................................................... 272!
xvi 
Figure 6.33 Signals in reg-CTL that control the operation of SSM-BRAM ................ 273!
Figure 6.34 Control signal generation for SSM-BRAM .............................................. 274!
Figure 6.35 Time taken to calculate 102 CI and 1000 CD senone scores for a single 
frame of speech............................................................................................................. 278!
Figure B.1 Format of phone list file ............................................................................. 307!
Figure B.2 Format of dictionary file............................................................................. 307!
Figure B.3 Format of training transcript file ................................................................ 308!
Figure B.4 Format of testing transcript file .................................................................. 309!
Figure B.5 Format of control file ................................................................................. 309!
Figure B.6 Data organisation in TIMIT database ......................................................... 310!
Figure C.1 Percentage of execution time taken by mgau_eval for RM1 using the 
language weight and word insert penalty giving the lowest WER ............................... 311!
Figure C.2 Percentage of execution time for RM1 with 600 senones, 8 Gaussians, 
language weight 10 and word insert penalty 0.7 .......................................................... 311!
Figure C.3 Percentage of execution time for RM1 with 800 senones, 8 Gaussians, 
language weight 15 and word insert penalty 0.7 .......................................................... 312!
Figure C.4 Percentage of execution time for RM1 with 800 senones, 4 Gaussians, 
language weight 14 and word insert penalty 0.7 .......................................................... 312!
Figure C.5 Percentage of execution time for RM1 with 1000 senones, 4 Gaussians, 
language weight 12 and word insert penalty 0.7 .......................................................... 312!
Figure C.6 Percentage of execution time for RM1 with 1200 senones, 4 Gaussians, 
language weight 14 and word insert penalty 0.7 .......................................................... 312!
Figure C.7 Percentage of execution time taken by mgau_eval for TIMIT using the 
language weight and word insert penalty giving the lowest WER ............................... 313!
Figure C.8 Percentage of execution time for TIMIT with 1500 senones, 8 Gaussians, 
language weight 11 and word insert penalty 0.7 .......................................................... 313!
Figure C.9 Percentage of execution time for TIMIT with 1500 senones, 8 Gaussians, 
language weight 12 and word insert penalty 0.7 .......................................................... 314!
Figure C.10 Percentage of execution time for TIMIT with 1000 senones, 8 Gaussians, 
language weight 11 and word insert penalty 0.7 .......................................................... 314!
Figure C.11 Percentage of execution time for TIMIT with 1500 senones, 8 Gaussians, 
language weight 12 and word insert penalty 0.7 .......................................................... 314!
xvii 
Figure C.12 Percentage of execution time for TIMIT with 1000 senones, 8 Gaussians, 
language weight 10 and word insert penalty 0.7 .......................................................... 314!
Figure D.1 WER for RM1 using the 32-bit integer version recognisor with the best five 
sets of parameters ......................................................................................................... 315!
Figure D.2 WER for RM1 using the 64-bit integer version recognisor with the best five 
sets of parameters ......................................................................................................... 315!
Figure D.3 WER for TIMIT using the 32-bit integer version recognisor with the best 
five sets of parameters .................................................................................................. 316!
Figure D.4 WER for TIMIT using the 64-bit integer version recognisor with the best 
five sets of parameters .................................................................................................. 316!
Figure I.1Top level Integrator/AP memory map [126] ................................................ 351!
Figure I.2 Memory map for motherboard [126] ........................................................... 351!
Figure I.3 Memory map for core module [126] ........................................................... 352!
Figure I.4 Memory map for logic module [126] .......................................................... 352!
Figure I.5 A typical AMBA system [126] .................................................................... 353!
Figure I.6 The AMBA AHB system with three masters and four slaves [126] ........... 354!
Figure I.7 The interface of AHB slave module [129] .................................................. 355!
Figure I.8 Example of multiple transfers for AHB slave [129] .................................... 357!
Figure I.9 Example of transfers with BUSY transfer type for AHB slave [129] ......... 358!
Figure I.10 Example of transfers with RETRY response for AHB slave [129] ........... 359!
Figure I.11The interface of AHB slave module [129] ................................................. 359!
Figure I.12 Example of burst write transfers for APB slave [129] .............................. 360!
Figure I.13 Example of burst read transfers for APB slave [129] ................................ 361!
 
xviii 
 
LIST OF TABLES 
 
Table 2.1 The most popular free speech recognition software ....................................... 42!
Table 3.1 Parameters used for front-end processing in Sphinx 3 [98] ........................... 71!
Table 3.2 The number of speech utterances in AN4, RM1 and TIMIT ......................... 81!
Table 3.3 Main parameters affecting the output of Sphinx Train [113] ......................... 85!
Table 3.4 Main parameters affecting the output of Sphinx 3 [113] ............................... 86!
Table 3.5 Essential parameters for invoking Sphinx 3 ................................................... 89!
Table 3.6 Performance tuning parameters for Sphinx 3 ................................................. 89!
Table 3.7 Lowest WER for recognising AN4 ................................................................ 95!
Table 3.8 Language weight and word insert penalty for AN4 that give the lowest WER
 ........................................................................................................................................ 98!
Table 3.9 The lowest five WERs achieved for AN4 ...................................................... 99!
Table 3.10 The lowest five WERs achieved for RM1 .................................................. 102!
Table 3.11 The lowest five WERs achieved for TIMIT ............................................... 105!
Table 4.1 Floating point version of the head data structure for senones ...................... 138!
Table 4.2 Floating point version of the entry data structure for senones ..................... 138!
Table 4.3 Floating point version of the head data structure for speech frames ............ 139!
Table 4.4 Floating point version of the entry data structure for speech frames ........... 139!
Table 4.5 Functions for exporting required input data for mgau_eval ......................... 153!
Table 4.6 Functions for manipulating on required input data for mgau_eval .............. 154!
Table 4.7 Functions for implementing mgau_eval ....................................................... 155!
Table 4.8 Percentage of calculation time used in integer versions of mgau_eval 
compared to the floating point version ......................................................................... 158!
Table 5.1 The number of cycles required to provide all input data for one Gaussian .. 169!
Table 5.2 The number of layers of adders needed in PAM .......................................... 171!
Table 5.3 The number of cycles spent in PM ............................................................... 173!
Table 5.4 The number of cycles spent in SSM ............................................................. 191!
Table 5.5 Outputs from on-chip ROM read control module (ROM-RCTL) ................ 194!
Table 5.6 Data output from ROM-DM (bits/cycle)...................................................... 198!
xix 
Table 6.1 Resources available in selected FPGAs ....................................................... 233!
Table 6.2 The number of clock cycles taken to calculate the senone scores for one 
speech frame ................................................................................................................. 264!
Table 6.3 The maximum frequencies on which the SSM-BRAM can run .................. 265!
Table 6.4 The registers that providing inputs and outputs for SSM-BRAM................ 272!
Table 6.5 Predefined values for control register reg-CTL ........................................... 273!
Table E.2 Members of the core model structure kbcore_t ........................................... 317!
Table E.1 Members of the global structure kb_t .......................................................... 318!
Table E.3 Members of the transition matrix structure tmat_t ...................................... 319!
Table E.4 Members of the whole acoustic model structure mgau_model_t ................ 319!
Table E.5 Members of the single acoustic model structure mgau_t............................. 320!
Table E.6 Members of the statistics structure stat_t ..................................................... 321!
Table E.7 Members of the timer structure ptmr_t ........................................................ 322!
Table E.8 Members of the timer structure ascr_t ......................................................... 322!
Table E.9 Auxiliary members of the search structure srch_t ....................................... 323!
Table E.10 General members of the search structure srch_t ........................................ 324!
Table E.11 Function pointer members of the search structure srch_t .......................... 324!
Table I.1 Clock used in Integrator/AP evaluation board .............................................. 349!
Table I.2 Inputs and outputs for AHB slave [129] ....................................................... 356!
Table I.3 Inputs and outputs for APB slave [129] ........................................................ 360!
 
xx 
 
LIST OF ABBREVIATIONS 
 
ADS ARM developer suite 
AGC automatic gain control 
AMBA advanced microcontroller bus architecture 
AN4 alphanumeric database 
ANN artificial neural network 
ANSI American national standards institute 
APB advanced peripheral bus 
API application programming interface 
ARM advanced reduced instruction set computer machine 
ARPA advanced research projects agency 
ASB advanced system bus 
ASCII American standard code for information interchange  
ASIC application specific integrator chip 
ASR automatic speech recognition 
BCM basic calculation module 
BEE Berkeley emulation engine 
BRAM block random access memory 
BRAM-DM on-chip BRAM data module 
BRAM-DVAL BRAM DVAL module 
BRAM-FEAT BRAM feature module 
BRAM-MEAN BRAM mean module 
BRAM-MIXW BRAM mixture weight module 
BRAM-RCTL BRAM read control module 
BRAM-VAR BRAM variance module 
BSD Berkeley software distribution 
CD context-dependent 
CDGMM context-dependent Gaussian mixture model 
CDGMM context-independent Gaussian mixture model 
CFG context-free grammar 
xxi 
CHMM continuous hidden Markov model 
CI context-independent 
CLB configuration logic block 
CMN cepstrum mean-normalisation 
CMOS complementary-symmetry metal±oxide± semiconductor 
CMU Carnegie Mellon University 
CPU central process unit 
CUDA compute unified device architecture 
CVN cepstrum variance normalisation 
DCM DVAL calculation module 
DDR double data rate 
DDR double data rate 
DFT discrete Fourier transform 
DHMM discrete hidden Markov model 
DM DVAL module 
DMA direct memory access 
DP dynamic programming 
DRAM dynamic random access memory 
DSP digital signal processor 
DSR distributed speech recognition 
DTW dynamic time wrapping 
EBI external bus interface 
ESR embedded speech recognition 
FFT fast Fourier transform 
FPGA field programmable gate array 
FSG finite-state grammar 
FST finite-state transducer 
GMM Gaussian mixture model 
GPL general public license 
GPU graphical processing unit 
GSCM Gaussian score calculation module 
GSM Gaussian score module 
HMM hidden Markov model 
HTK hidden Markov model toolkit 
xxii 
ISE integrated synthesis environment 
JTAG joint test action group  
LED light-emitting diode 
LPC linear predictive coding 
LUT look-up table 
MFCC mel-frequency cepstral coefficient 
MLCS multi-language communication system 
NIST national institute of standards and technology 
NSR network speech recognition 
PAM parallel adder module 
PC personal computer 
PCB printed circuit board 
PCI peripheral component interconnect 
PCM pulse-code modulation 
PLP perceptual linear prediction coefficient 
PM parallel module 
PSSM parallel senone score module 
RAM rand access memory 
RM1 resource management database 
ROM read only memory 
ROM-DM on-chip ROM data module 
ROM-DVAL ROM DAVL module 
ROM-FEAT ROM feature module 
ROM-MEAN ROM mean module 
ROM-MIXW ROM mixture weight module 
ROM-RCTL ROM read control module 
ROM-VAR ROM variance module 
RTF real-time factor 
SCDGMM semi-continuous density Gaussian mixture model 
SCHMM semi-continuous hidden Markov model 
SDR single data rate 
SDRAM synchronous dynamic random access memory 
SDS simple down-sampling 
SER sentence error rate 
xxiii 
SIMD single instruction multiple data 
SRAM static random access memory 
SSCM senone score calculation module 
SSM senone score module 
SSRAM synchronous static random access memory  
SVQGS sub-vector quantiser Gaussian selection 
TIMIT acoustic-phonetic continuous speech corpus 
TM template matching 
VHDL very-high-speed integrated circuit high-definition language 
VLSI very-large-scale integration 
VQDS vector-quantise-based down-sampling 
VQGS simple vector-quantiser Gaussian selection 
WER word error rate 
WFST weighted finite state transducer 
 
xxiv 
 
LIST OF PUBLICATIONS 
 
Accepted paper 
6+X'0XOYDQH\ DQG6'DWWD ³0RGLILFDWLRQRI6SKLQ[ IRU(PEHGGHG6\VWHP
,PSOHPHQWDWLRQ´ Proceedings of International Conference on Multimedia, Signal 
Processing and Communication Technologies, Aligarh Muslim University, Aligarh, 
India, accepted on 23 September 2011. 
Published papers 
6+X'0XOYDQH\ DQG6'DWWD ³Optimisation of the Configuration Parameters in 
WKH 6SKLQ[  6SHHFK 5HFRJQLWLRQ 6\VWHP´ Proceedings of National Symposium on 
Acoustics NSA-2010, Pt. L. M. S. Govt P. G. College, Rishikesh, India, pp. 114-129, 
2010. 
6+X'0XOYDQH\DQG6'DWWD³3DUDOOHO,PSOHPHQWDWLRQRID6SKLQ[5HFRJQLWLRQ
6\VWHP´ Proceedings of National Symposium on Acoustics NSA-2009, Research 
Centre Imarat, Andhra Pradesh, India, pp. 97-101, 2009. 
 
 
1 
 
= ')&%(39"&'()*
 
Speech is a natural form of human communication that provides an efficient means of 
conveying thoughts, presenting new ideas and sharing experiences. As machines grow 
more artificially intelligent, the capability to interact with their human counterparts 
using speech is likely to become increasingly important. From the human perspective, 
significantly less training is needed to control a machine using speech than using the 
conventional mouse and keyboard [1]. Interfacing to machines using speech is also 
important for users with certain physical disabilities, or when operating in specific 
environments, such as in surroundings of poor light or visibility, or in hand-busy or 
eye-busy conditions such as during the operation of a vehicle [2]. 
In order to create a speech interface between humans and machines, two fundamental 
speech technologies are needed, namely automatic speech recognition (ASR), the 
process of converting speech into text, and speech synthesis, the process of creating 
speech from text. Generally, ASR is the more complex task of the two due to the many 
sources of variability associated with natural speech [3]. For example, the same word 
may not sound the same to a machine when it is pronounced by two separate speakers, 
when spoken by the same person under different environmental conditions, when the 
word is re-read following its move to a new position in a sentence, or when noise is 
captured along with the speech. Further in many languages, a number of words of quite 
different meaning often sound similar and an understanding of context then become 
important for accurate recognition. Human beings have evolved the ability to deal with 
these challenges, but the techniques needed for machines to reach our level of 
performance are still in their infancy. 
Over the last 60 years, a considerable body of knowledge has been established both by 
understanding how humans are able to recognise speech and by the research and 
development of new ASR techniques, leading to a gradual improvement in accuracy 
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[4][5]. However, the problem of successfully delivering ASR at a level of performance 
that rivals that of humans remains unsolved.  
By constraining the problem to one with limited vocabulary, to operate in specific 
contexts and to capture the speech under carefully controlled environmental conditions, 
the complexity of the ASR task can be managed and a potentially useful system can be 
developed. Simpler solutions may only be able to recognise a single speaker (user 
dependent) rather than any speaker (user independent) and may be able to recognise 
single words (isolated speech) rather than connected or continuous speech. The 
performance of an ASR system is normally measured using the word error rate (WER) 
to indicate the percentage of the words spoken that have been correctly identified 
following training and the real-time factor (RTF) to access whether real-time 
performance is achievable [6].  
Of the techniques developed to date, the statistical ASR method based on hidden 
Markov model (HMM) has been the most widely adopted and has met with particular 
success in the building of large vocabulary, user independent and continuous speech 
ASR [7][8]. Until now, the HMM-based approach has become the industry standard in 
the speech recognition area. The popularity of HMM-based approach is mainly due to 
its ability to provide a formal statistical framework to model the speech variations [9]. 
Sphinx 3, used to build speech recognition system in our project, is one of the 
recognisers from Carnegie Mellon University (CMU) Sphinx package [10], which is 
one of the most successful HMM-based open source speech recognition toolkits. A 
brief history and more detail information of CMU Sphinx can be found in the Appendix 
A and Chapter 3 respectively. 
However, in order to achieve the low WER, the HMM-based approach requires the 
execution of a computationally intensive set of algorithms. With recent advances in the 
technical capabilities of computer workstations, it is now possible to execute these 
algorithms so that they perform speech recognition in real-time (an RTF of less than 
unity) on the desktop. However, as it remains impractical to implement such powerful 
ASR operations in real time on mobile devices, high-quality continuous embedded 
speech recognition (ESR) on these platforms is not currently realisable, degrading the 
user experience. 
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Due to the need to conserve power, ESRs operate at a lower processor clock frequency 
and have smaller memory capacities than their desktop counterparts [11]. Implementing 
ASR in mobile devices also brings additional practical problems that affect 
performance, namely the broad range of acoustic environments in which the ESR is 
expected to operate and the distortions in speech introduced by the often greater 
variations in the distance between speaker and microphone.  
In mobile devices connected to a communication network, the lack of computational 
resources for implementing high-performance ASR has been addressed in a novel way 
[12]. In network speech recognition (NSR), the speech is transmitted to a powerful 
server located remotely on the network that is able to complete the operation off-line 
before the return of the text output to the user or onward to a specified destination. Due 
to the computational capabilities afforded by its powerful servers, NSR is the only 
solution widely implemented for high-performance ASR, but it has the drawbacks that 
the speech recognition capability depends on the availability of the communications 
link and operating costs can be high depending on the geographical location of the 
server. For completeness, note that there is a third alternative, termed distributed speech 
recognition (DSR), where part of the speech recognition is performed by the mobile 
devices and the remainder by the server. 
Existing ESR only offers limited vocabulary recognition of isolated words, allowing the 
replacement of simple application interfaces that require the press of a button or the 
flick of a switch, such as number dialling, launching of programmes, operating 
consumer appliances and accepting commands for car navigation systems. The focus of 
the research work described in this thesis is to extend ESR in such a manner that it is 
capable of recognising large vocabulary, user independent and continuous speech while 
maintaining the recognition performance typical of desktop computer workstations. 
This is achieved by supplementing the embedded microprocessor with bespoke 
electronic hardware and so accelerating the most time-consuming parts of a state-of-
the-art ASR system without placing additional power demands.  
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The work described in this thesis forms part of a larger project, termed the multi-
language communication system (MLCS) for a mobile phone, to solve communication 
problems between speakers of different languages by implementing speech translations 
within the mobile device itself. The main components of MLCS are shown in Figure 
1.1.  
 
FIGURE 1.1 MAIN COMPONENTS OF MULTI-LANGUAGE COMMUNICATION SYSTEM (MLCS) 
FOR MOBILE PHONE 
To the conventional communication between two mobile phones, MLCS proposes three 
additional components to each phone, namely a speech recogniser, a text translator and 
5 
a speech synthesiser. The speech of the first user is recognised and transformed into 
text befoUHWUDQVPLVVLRQWRWKHVHFRQGXVHU¶VSKRQHZKHUHLWis translated into the text of 
WKHUHFHLYHU¶VRZQODQJXDJHDQGILQDOly synthesised into speech. The work presented in 
this thesis concentrates on designing and implementing an appropriate embedded real-
time solution for the speech recognition component of MLCS.  
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The current project aims to design a speech recognition system that operates at a rate 
suitable for real-time implementation, while delivering the high accuracy and the low 
power consumption needed for mobile phone use. These three requirements are clearly 
interdependent, where improvements made to any one likely sacrifice the satisfaction of 
the other two. In our project, the principal effort is placed on ensuring that the 
calculation time is adequate for an embedded environment on the premise that the 
accuracy of an existing high-performance speech recognition system is maintained. By 
ensuring there are sufficient alternatives within the design to give a broad range of 
parallel implementation options, the power consumption can be refined after 
calculation time and accuracy considerations have been met.  
In order to reduce the recognition time, the work in this project divides the speech 
recognition process into two parts, where the first contains the more time-consuming 
operations that are implemented in electronic hardware and the second contains the less 
time-consuming operations that are implemented on the main microprocessor of the 
mobile phone, which are shown in Figure 1.2. 
To achieve the aim of this project, the research can be divided into the following 
objectives. 
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FIGURE 1.2 PROPOSED SPEECH RECOGNITION SYSTEM FOR MOBILE DEVICES 
1) Investigate available automatic speech recognition (ASR) software and select a 
suitable solution capable of recognising large-vocabulary, user-independent and 
continuous speech. 
2) Optimise the ASR to achieve the best performance in terms of word error rate 
(WER) by adjusting the configuration parameters of the software. 
3) Profile the ASR system to find the most time-consuming parts of the source 
code for implementation in the hardware part of the speech recogniser. 
4) Modify the most time-consuming parts of source code for embedded 
implementation and re-write in VHDL (very-high-speed integrated circuit high-
definition language) for parallel realisation. 
5) Simulate the parallel design to verify its correctness and to investigate its 
feasibility by implementation on a wide range of FPGAs (field programmable 
gate array). 
6) Implement the parallel design in a physical FPGA and realise its 
communication with a microprocessor. 
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The novel contributions of this thesis are as follows. 
1) Identification of the most time-consuming functions in the source code of 
Sphinx 3 and perform a detailed analysis of the operation thereby enabling the 
implementation of embedded versions. 
2) Development of scaled integer versions of the most time-consuming functions 
in Sphinx 3 to make them better suited for implementation in both embedded 
microprocessors and bespoke hardware.  
3) Creation of the hardware designs, including one calculation module and two 
data input modules that are able to implement the most time-consuming 
operations in parallel units and in a pipelined manner. 
4) Verification of the correctness and suitability of the hardware produced by 
simulating its execution on a wide range of FPGAs and by implementation on 
an evaluation board containing both an FPGA and a microprocessor. 
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Chapter 2 introduces the relevant ASR background, including available ASR software, 
use of ASR on mobile phones, and existing research relating to the acceleration of 
speech recognition in embedded systems. 
Chapter 3 presents work related to the Sphinx speech recognition system, namely the 
selection of a suitable version for use in the current work, and then concentrates on the 
selected Sphinx 3 system and how it is configured and optimised for minimising the 
WER for a range of different databases. 
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Chapter 4 gives a detailed analysis of the Sphinx 3 source code, involving profiling to 
identify the most time-consuming function, analysing and modifying the source code to 
best suit embedded targets, verifying the correctness of the new developed code and 
separating the most time-consuming function for implementation in the embedded 
system. 
Chapter 5 describes the hardware design of the most time-consuming function and 
specifically its division into a parallel module to perform part of speech recognition 
operations and two parallel data modules to provide streamed data. The test benches 
used to verify the hardware modules are also described. 
Chapter 6 provides the results obtained from the hardware implementation and 
verification of the most time-consuming function. This involved the synthesis of many 
alternative hardware design configurations to a wide range of FPGAs and for the 
physical realisation of the design, an evaluation system that included a FPGA in 
communication with an embedded processor is employed.  
Chapter 7 concludes the work achieved in this thesis and gives directions for related 
future work. 
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This chapter covers most of the related background of automatic speech recognition 
(ASR), and is divided into five parts: an overview of ASR, the framework of ASR, 
available ASR software, ASR on mobile phones and embedded ASR research. 
The overview of ASR gives very basic information about ASR, which includes the 
difficulties that could arise during recognition, the types of ASR available, performance 
evaluation of ASR and applications of ASR. 
The framework of ASR is explained in detail as a two-stage process: the front-end 
feature extraction and the back-end pattern classification. The first stage explains how 
the speech can be represented and how the feature vectors are extracted from the 
original speech waveform. The second stage introduces how pattern classification can 
be achieved. There are many approaches available, such as the statistical approach, 
template matching, artificial neural networks and the rule-based approach. The 
statistical approach is introduced later in detail. 
The criteria used to select the most appropriate software are presented, and then the 
various types of ASR software are introduced along with a detailed analysis of the most 
popular free speech recognition software. 
There are generally three types of ASR systems available for use with mobile phones: 
network speech recognition (NSR), distributed speech recognition (DSR) and 
embedded speech recognition (ESR) according to which parts of the speech recognition 
are implemented. 
The last part of this chapter reviews research on accelerating the speech recognition 
process for embedded speech recognition. This is presented in five parts: complete 
speech recognition by hardware, back-end search acceleration by hardware, Gaussian 
mixture model (GMM) scoring acceleration in FPGA, GMM scoring acceleration in 
10 
application specific integrator chip (ASIC), and GMM scoring acceleration in graphical 
processing unit (GPU). 
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Automatic speech recognition by machine is the essential component needed to build 
an intelligent interaction interface between human and machine. Due to its great 
convenience and easy to use, ASR has already been used in a wide variety of 
applications. In order to recognise the speech accurately and efficiently, an enormous 
amount of research work has been done and great technological progress has been 
made over the last 60 years [4][5][13]. With its great complexity, the full potential of 
ASR is still not fully realised. 
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Despite the long history of research on ASR, the problem of automatic speech 
recognition by a machine is far from being solved. ASR is a very difficult and complex 
problem due to the many sources of variability associated with natural speech. Any 
successful ASR system should be capable of the following variability of speech [3][14] 
[15]: 
1) Across-speaker variations. 2QH SHUVRQ¶V YRLFH LV GLIIHUHQW IURP DQRWKHU¶V 
'XHWRWKHVSHDNHU¶VVH[DJHDFFHQWsocio-linguistic background, vocal cords, 
vocal tract size, shape and so on, the pronunciation of the same words by 
different speakers may vary considerably.  
2) Within-speaker variations. The voice of the same person is not exactly the 
same under different circumstances. These variations can arise from the 
11 
VSHDNHU¶VSK\VLFDO DQGHPRWLRQDO VWDWH VSHDNLQJ UDWH VSHDNLQJ VW\OHprosody 
(stress and intonation of words) or voice quality.  
3) Context variations. The sounds of phonemes, the smallest sound units of 
speech, are highly dependent on the context in which they appear. Natural 
speech is a continuously changing sound pattern, which means there are no 
regular pauses between one word and another. So the contextual variations can 
be quite dramatic, making the same word in different parts of the speech sounds 
different. 
4) Environmental variations. 6SHHFKVLJQDOVDUHXVXDOO\³coQWDPLQDWHG´ by the 
surrounding environment. They are mixed with environmental noise or even 
other voices when they are detected by a microphone. In addition, speech 
signals may also be distorted or delayed during transmission in a 
communications channel. 
5) Ambiguous speech.  A lot of words may have very similar or even identical 
pronunciation. They cannot be recognised directly without the additional 
contextual information for that word. 
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A wide variety of ASR systems has been developed over the last 60 years. These 
systems are developed for different purposes and based on different techniques. In 
order to characterise the capabilities of ASR systems, many parameters should be taken 
into account. Typical parameters include vocabulary size, speaking mode, speaker 
dependency, task and language constraints, environmental conditions and so on [14] 
[16][17]. 
1) Vocabulary size. Based on the size of the vocabulary that can be 
recognised, ASR systems can be divided into small vocabulary (tens of words), 
medium vocabulary (hundreds of words), large vocabulary (thousands of words) 
12 
and very-large vocabulary (tens of thousands of words). Larger vocabularies 
mean that more confusable words or phrases are included. Increasing the size of 
the vocabulary increases the complexity of the ASR. The larger the size of the 
vocabulary, the more difficult the recognition task is. 
2) Speaking mode. Based on the types of input speech, ASR systems can be 
divided into isolated words speech, connected words speech, continuous speech, 
spontaneous speech and conversational speech. As their names indicate, the 
words are pronounced in different way in different type of speech. In isolated 
words speech, each word is pronounced totally separately, so that there is a 
pause before and after the word. Connected words are similar to isolated words 
H[FHSW WKDW WZR ZRUGV ³UXQ-WRJHWKHU´ with a minimal pause between them. 
Continuous speech means each word is not separated by a pause, and the words 
are pronounced naturally by the speaker. Spontaneous speech (also called fluent 
speech) is even more complex than continuous speech. It may include a variety 
of natural speech features such as sound linking, sound disappearance and 
sound change between two words. Different methods should be used to 
determine the boundaries of words in different types of speech. Obviously, 
spontaneous speech is much more difficult to recognise than isolated words. 
3) Speaker dependency. ASR systems can also be divided into speaker-
dependent and speaker-independent types. A speaker-dependent system is 
GHVLJQHG WR UHFRJQLVH D VLQJOH VSHDNHU¶V YRLFH ZKLOH D VSHDNHU-independent 
V\VWHPLVGHVLJQHGWRUHFRJQLVHDQ\VSHDNHU¶VYRLFH It is clearly much easier to 
UHFRJQLVHDQLQGLYLGXDOVSHDNHU¶VVSHHFKWKDQWRUHFRJQLVHDOOVSHHFKW\SHVDQG
all dialects. 
4) Task and language constraints. Another important aspect of a speech 
recognition system is whether the system can undertake a wide range of 
recognition tasks and whether it should comply with particular language 
constraints. The wide range of application dimensions includes digits, domain-
limited, newspaper, broadcast TV and unrestricted domain. 
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5) Environmental conditions. Obviously, poor quality speech, i.e. speech 
distorted or obscured by noise and extraneous speech, is more difficult to 
recognise than high-quality speech. So it is also important that the recognition 
system can handle a noisy environment, as detected by a microphone or mobile 
phone. 
To sum up, an ideal speech recogniser should be capable of recognising continuous 
speech from multiple speakers with different accents and speaking styles, and with 
noisy environments. It should not be constrained to particular vocabularies, 
grammatical structure and language, but it should be able to adapt and learn new 
lexical, syntactic, semantic and pragmatic information as a human does. Based on the 
criteria mentioned above, the field of speech recognition research is still at an early 
stage. Current speech recognisers are still comparatively primitive. 
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The performance of an ASR system is usually specified in terms of accuracy and speed 
[6].  
1) Recognition accuracy 
Recognition accuracy can be measured by the word error rate (WER). After 
aligning a recognised word sequence with a reference sequence, there are three 
types of errors that could be found:  
a) Word substitution, recognising the original spoken word as an incorrect 
word. 
b) Word deletion, not recognising a word that has actually been spoken. 
c) Word insertion, recognising a word which has not been spoken.  
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These three types of errors are equally weighted. The WER for ASR is defined 
by  
N
IDSWER      (2.1) 
where S  is the number of word substitutions, D  is the number of word 
deletions, I  is the number of word insertions, and N is the total number of 
words in the spoken sentence. 
2) Recognition speed 
Recognition speed is measured by the real time factor (RTF), which is defined 
by 
I
PRTF       (2.2) 
where P is the total recognition time and I is the total duration of the input 
speech utterance. When the real time factor is 1, it is considered that the 
processing is done in real time. 
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ASR has numerous existing applications, which make it possible for people to 
communicate with a machine by speech. The advantages of a human-machine 
communication interface are obvious in a number of situations [18], such as: when the 
user's hands or eyes are busy; when a limited keyboard and/or screen is available, for 
disabled users, when pronunciation is the subject matter of computer use, and when 
natural language interaction is preferred. Based on what type of speech can be used and 
how easy it is for the machine to process it, ASR applications can be divided into three 
categories: command and control, directed dialogue and natural language [19]. 
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A command and control system is designed to receive words and short phrases from a 
user and then perform a particular function or action [16][20]. The vocabularies that the 
machine can recognise are severely constrained to a range of specialised commands. 
The user has to learn the pre-defined commands in advance and speak exactly the same 
commands when interacting with the machine. Such a system is difficult to use until the 
user has totally mastered those commands. However, it usually achieves a very high 
level of recognition accuracy across a very wide range of users. The command and 
control system is the simplest and most reliable ASR application, including the 
following area: 
1) Personal computers, including voice control of personal computer (PC) 
environments, voice control on programs such as word processors, calendar 
control, spread sheets and so on. 
2) Portable devices, including mobile phones for voice dialling and application 
launching.  
3) Automotive, including hand-free control of in-car equipment such as radio, air 
conditioning, navigation aids and so on.  
4) Industrial, including control and maintenance of machine tools in factories, aid 
in the manufacturing processes, astronaut information management during 
extra-vehicular access in space, application for stock management, etc.  
5) Military, including cockpit management.  
6) Disabled users, including control of household appliances and wheelchairs.  
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A directed dialogue system is usually designed for achieving a particular task. Within 
the machine-prompted dialogues, a user is required to follow a certain path and answer 
a question at a time to provide the key information. Once received, the system is 
expected to function with high reliability for a broad spectrum of the general public. It 
is not easy to build and maintain a good directed dialogue system because the 
designated tasks may need to be broken down into the form of dialogue graph. Further, 
these dialogue graphs have to be rebalanced when a new function is added. 
The most typical directed dialogue system is a telephone-based application, which is 
the largest on-going commercial application, providing access to data or services for 
the user over the telephone network [17]. These services include automated operator-
assisted call handling, automated banking services, and automated information services 
such as weather reporting, telephone directory enquiry and so on. Hundreds of millions 
of users are assisted by unmanned systems, resulting not only in a huge saving for the 
service provider but also in freedom for the user on when, where and how they access 
information. 
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Compared to the command and control and directed dialogue systems, the natural 
language system has more flexibility and intelligence. A machine can listen to or 
communicate with a user who speaks as though talking to another person. Although it 
is the ultimate goal to achieve open, flexible communication between human and 
machine, in practice, there are significant constraints such as vocabulary, syntax and 
functionality that need to be applied to make the natural language system more feasible 
and more reliable [21]. 
The most common use of the natural language application is dictation and transcription, 
which accepts continuous speech input and then transcribes them into written text. It is 
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an extremely productive way of creating highly constrained documents with technical 
jargon that is used repeatedly in each document. This includes medical, legal and 
business transcriptions, including medical records, diagnostic reports, pathology 
analysis, wills and legal briefs, as well as general word processing.  
Natural language recognition can be used as a teaching tool to aid foreign language 
learning and pronunciation teaching [22]. In such applications, the user is asked to 
pronounce sentences provided by a computer. Then the system can recognise and 
analyse the speech to find out whether it is correctly pronounced. 
Natural language recognition can also be used to assist deaf people to communicate 
with the hearing world by using a special telephone which can convert the caller's 
speech to text. Other medical applications include assisted rehabilitation such as 
automatic exercises for recovering from speech disorders. 
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Automatic Speech Recognition (ASR) is the process of using a machine to recognise 
the words in speech, which is fundamentally a pattern classification task [17]. The ASR 
system takes the speech waveform as an input pattern, and classifies it as one of a set of 
spoken words, phrases, or sentences. The whole task includes two major processes: 
feature extraction and pattern classification, which are illustrated in Figure 2.1.  
 
FIGURE 2.1 SPEECH RECOGNITION AS PATTERN CLASSIFICATION [17] 
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In the front-end feature extraction part, the speech signal is analysed to extract certain 
features or characteristics sequentially in time. Then in the back-end pattern 
classification part, the generated sequence of features is compared against the 
PDFKLQH¶V NQRZOHGJH RI VSHHFK DQG D GHFLVLRQ UXOH LV DSSOLHG WR DUULYH DW D
transcription of the speech. These two parts are further introduced in the following 
sections. 
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The speech represented is firstly introduced and then the actual front-end feature 
extraction is covered in detail. 
 
><><=<= ,-##".*%#-%#,#)&!&'()*
 
Speech can be analysed in several ways: articulation, acoustics and perception [23]: 
1) Articulation. Articulation is the analysis of how speech sounds are produced. It 
focuses on research of the vocal apparatus consisting of throat, mouth and nose 
where the sounds of speech are produced. The basic sounds of the speech, 
called phonemes, can be categorised by the way they are produced. The two 
main categories of phonemes are consonants and vowels. Since each word can 
be represented by a sequence of phonemes, these are also called sub-words. A 
lexicon includes a list of words with their own transcription of phonemes. A 
modern large-vocabulary speech recogniser is based on phonemes rather than 
words. With the help of a lexicon, the phonemes can be easily converted into 
recognised words. 
2) Acoustics. Acoustics involves the analysis of the speech signal as a stream 
of sounds. Speech is an analogue signal, a continuous flow of sound waves with 
silent intervals. There are four important features of the acoustic analysis of 
speech, namely frequency, amplitude, harmonic structure and resonance, by 
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which one phoneme is differentiated from another. Acoustics is more important 
than articulation for speech recognition systems, because the speech received by 
the recognition system is just a stream of sounds rather than the movements of 
the vocal apparatus.  
3) Perception. Perception is the analysis of how speech is perceived by a 
human. Humans can easily understand speech even under difficult 
circumstances, such as in a noisy environment or when people speak quiet. The 
performance of the speech recognition system can be greatly improved with 
more understanding of how the human auditory system works and what features 
of speech are used during perception.  
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The speech waveform is not directly processed by a speech recognition system. Instead 
it is pre-processed by the font-end of the system to suppress redundancies, noise, 
distortion and variations of the input speech, and to extract the useful feature vectors 
that are suitable for discriminating between phonemes. 
1) Pre-processing procedure [13]. Typically, the analogue speech signal is 
first sampled and quantised into a digital signal. The normal sampling rate is 16 
kHz which is regarded as sufficient for speech recognition and synthesis. The 
amplitude of the speech wave is represented by a 16-bit signed integer. Then the 
digitised speech signal is blocked into overlapping frames, typically at a rate of 
100 frames per second. Although a new frame is produced every 10 ms, its 
duration is 25 ms, which means the current frame includes not only the new 10 
ms data, but also the last 7.5 ms data of previous frame and the first 7.5 ms data 
of the next frame. After that, each frame is transformed into a feature vector, 
normally in three stages: (1) generating a raw feature to describe the power 
spectrum envelope of the speech; (2) compiling the raw feature into an extended 
feature composed of static and dynamic features; and (3) transforming the 
extended feature into a more compact and robust feature. 
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2) Feature extraction method [24]. There are many methods for feature 
extraction in speech recognition. These methods include principal component 
analysis, linear discriminant analysis, independent component analysis, kernel-
based feature extraction method, integrated phoneme sub-space method, linear 
predictive coding, cepstral analysis, mel-frequency scale analysis, filter bank 
analysis, mel-frequency cepstrum coefficient (MFCC), wavelet, spectral 
subtraction, cepstral mean subtraction and etc. None of these are the focus of 
this research, so they are not introduced in detail here. Details of these methods 
can be found elsewhere. 
3) MFCC feature extraction [24][25]. The most widely used feature is called a 
mel-frequency cepstral coefficient (MFCC), because it matches some of the 
characteristics of the spectral analysis of the human auditory system. Typically, 
13 MFCCs and their first- and second-order derivatives are calculated for each 
speech frame, so there are 39 coefficients in one MFCC feature vector. The 
process of MFCC feature extraction from a speech frame includes the following 
stage: pre-emphasis, Hamming window, spectral analysis, mel-frequency filter 
bank, log compression, discrete cosine transform and temporal derivative, 
which are shown in Figure 2.2 and explained below. 
 
FIGURE 2.2 MFCC FEATURE EXTRACTION PROCEDURE [23] 
a) Pre-emphasis:  The speech frame is spectrally flattened by a first-
order (high-pass) digital filter so that the high frequencies are amplified 
WRFRPSHQVDWHIRUWKHLUDWWHQXDWLRQEHFDXVHRIWKHPRXWK¶VGLUHFWLYLW\ 
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b) Hamming window:  The pre-emphasised frame is multiplied by the 
Hamming window to minimise the effect of discontinuities at the edges 
of the each frame during spectral analysis. 
c) Spectral analysis:  The windowed frame is converted from the time 
domain to the frequency domain during spectral analysis. This process is 
performed by fast Fourier transform (FFT).  
d) Mel-frequency filter bank:  The spectral feature is converted from a 
linear frequency scale to a mel-frequency scale by the mel filter bank, 
which is a set of non-linear filters to approximate the behaviour of the 
human auditory system. 
e) Log compression:  The value in the mel-frequency spectral feature is 
reduced by replacing each value with its natural logarithm to make the 
statistical distribution of the spectrum approximately Gaussian.  
f) Discrete cosine transform:  The spectral information is compressed 
into a set of low-order coefficients by the discrete cosine transform, so 
that the higher-order coefficients can be ignored. The low-order 
coefficients are called mel-frequency cepstral coefficients (MFCC). The 
number of MFCCs needed normally ranges from 9 to 15 and typically 
13 are chosen. 
g) Temporal derivative:  The low-order coefficients are normalised 
and the first-order and second-order derivatives of MFCCs are 
calculated. 
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Pattern classification in speech recognition can be achieved by various approaches. The 
most widely-used approach is statistical ASR using the hidden Markov model (HMM) 
22 
as acoustic model and the N-gram as language model, which are explained in detail in 
the following sections. At the end of this section, other available approaches are also 
introduced. 
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Almost all state-of-art speech recognisers are based on the statistical method, which 
was proposed in 1970s [26]. It is by far the most successful method to recognise large-
vocabulary, speaker-independent and continuous speech [7][8]. The success of the 
statistical ASR approach is due to its general framework, which allows the recognition 
system to learn the parameters from a set of training speech (known as the training part) 
and then use those parameters to recognise unknown speech (known as the decoding 
part). In the training process, the learned parameters are stored as reference patterns. In 
the decoding process, the input speech is matched to the reference patterns and the 
probability of each pattern is calculated. The patterns with highest probability are 
chosen as the recognised results. 
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The speech recognition problem is to find the word sequence with the highest 
probability of representing the input speech. This whole process can be summarised by 
three steps [27]. 
1) Convert the speech waveform signal into a sequence of spectral feature vectors, 
denoted as 
NxxxX 21      (2.3) 
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where N is the number of vectors in the input speech, each being a compact 
representation of the short-time speech spectrum covering typically 10 ms in the 
time domain. 
2) Evaluate the score )|( XWP  (i.e. the a posteriori probability of the word 
sequenceW , given the measured feature vectors X ) for every possible valid 
word sequence in the task language L . 
3) Choose the one with the highest score as the most probable word sequence, 
denoted as  
MwwwW 21Ö       (2.4) 
where M is the total number of words in the recognised results. This is the so-
called maximum a posteriori probability (MAP) decision principle, originally 
suggested by Bayes. 
The above process can be defined mathematically as 
)|(maxargÖ XWPW
LW
     (2.5) 
8VLQJ%D\HV¶rule [28], the above expression can be rewritten as 
)(
)()|(
maxargÖ
XP
WPWXPW
LW
     (2.6) 
Representing the probability of the measured feature vectors sequence X , given the 
word sequenceW , )|( WXP  is referred to as the acoustic model. Representing the 
probability of the word sequence W occurring in the language L , )(WP  is referred as 
the language model. Representing the probability of the measured feature vectors 
sequence X  occurring in the spoken language, )( XP  is independent of )(WP , so WÖ  
can be computed without knowing )( XP . Finally the equation could be rewritten as 
)()|(maxargÖ WPWXPW LA
LW
    (2.7) 
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A typical ASR system includes four basic components: feature extraction unit, acoustic 
model unit, language model unit and search unit. Feature analysis has been discussed in 
the previous section. For most modern ASR systems, the acoustic model is based on the 
hidden Markov model (HMM) and the language model is based on N-grams, which is 
presented in more detail in the following sections. 
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The acoustic model is based on the hidden Markov model (HMM), which provides a 
formal statistical framework to model the speech variations [9]. First, the fundamental 
component of speech (phonemes or words) is modelled by Markov chains, which 
include states, the transition probabilities between them and also their output 
probabilities. The difference in the time scale and the variations between and within 
speakers for the same phoneme or word can be modelled by these probabilities. 
Second, HMM is combined with computationally feasible and rigorous mathematical 
methods, which make it possible to estimate and optimise the parameters of the model 
(transition probabilities and output probabilities) from a large set of pronunciation 
examples of the same phoneme or word during the training process. Thirdly, HMM is 
also very flexible in terms of the size or the architecture of models, which can be easily 
DGMXVWHG WR VXLW GLIIHUHQW XVHU¶V UHTXLUHPHQWV, such as modelling phonemes, words, 
phrases, or even sentences. The HMM is summarised in the following section and 
further details can be found elsewhere [29][30][31]. 
 
HMM model definition 
The hidden Markov model (HMM) can be characterised by the following parameters. 
1) N  hidden states, denoted as  
),,,( 21 NsssS       (2.8) 
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2) The state at time t  is denoted as tq .  
3) M distinct observation symbols per state, denoted as  
),,,( 21 MvvvV       (2.9) 
4) The symbol observed at time t is denoted as to . 
5) Hidden state transition probability distribution, denoted as 
NjisqsqPaaA itjti ji j dd     ,1  ),|(  ],[ 1   (2.10) 
where i ja  represents the probability of transiting to next state js when the 
current state is is . 
6) Observation symbol emission probability distribution, denoted as 
MkNjsqvoPkbkbB jtktjj dddd    1  ,1  ),|()(  )],([   (2.11) 
where )(kb j  represents the probability of observing symbol kv when the current 
state is js . 
7) Initial state probability distribution, denoted as 
NisqP iii dd   1  ),(  ],[ 1SSS     (2.12) 
8) iS  represents the probability of first state is is  
For convenience, the above complete parameter set for HMM can be denoted by a 
compact notion  
) , ,( SO BA       (2.13) 
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Gaussian mixture model 
If the observations are continuous then a continuous probability density function is 
used. If the observations are discrete, then a set of discrete probabilities is used. The 
speech is a continuous signal, so the observation probability )( tj ob  is typically 
approximated by a mixture of multi-variant Gaussian distribution given by 
MmNjocob
M
m
tjmjmjmtj dddd61 ¦
 
1  ,1  ,),,()(
1
P   (2.14) 
where M  is the number of Gaussians, jmc  is the mixture weight coefficients, 
),,( tjmjm o61 P  is the Gaussian distribution, jmP  is the mean vectors for the Gaussian 
and jm6  is the co-variance matrices for the Gaussian. 
 
HMM assumptions for ASR 
When HMM is used for acoustic modelling in speech recognition, two formal 
assumptions are made:  
1) The first-order Markov assumption: The next state only depends on the current 
state. All of the previous states have no influence on the next state. 
)|() ,  , , ,|( 11211 tttttt qqPqqqqqP       (2.15) 
2) Output independence assumption: The current observation only depends on the 
current state. All of the previous observations and states have no influence on it. 
)|() ,  , , ,, , ,  , , ,|( 12211221 tttttttttt qoPqqqqqoooooP     (2.16) 
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Sequence generation by HMM 
HMM model can be used as a sequence generator. At the beginning of the observation 
time 1 t , the model chooses the first state 1q  according to the initial state probability 
distribution S , and outputs the first observation symbol 1o  according to the observation 
symbol emission probability distribution B . At each of the following observation time 
1 tt , the model moves from the current state tq  to the next state 1tq  according to 
the hidden state transition probability distribution A , and outputs the observation 
symbol 1to  for the state 1tq  according to the observation symbol emission probability 
distribution B . After a period of observation time )3,2,1( Tt  , the generated 
observation sequence can be represented as 
ToooO   21       (2.17) 
and the underlying hidden state sequence can be represented as  
TqqqQ   21      (2.18) 
From the viewpoint of speech recognition, the observation sequence is the stream of 
speech feature vectors, and the hidden state sequence is the unknown transcription of 
the speech. Depending on how many states are defined in one HMM and what basic 
unit (phoneme, word, even phrase or short sentence) is modelled by one HMM, there is 
a direct mapping between the state sequence and the unit.  
 
Three HMM problems 
There are three fundamental problems that must be solved when HMM is used in the 
speech recognition.  
1) Evaluation problem: Given the observation sequence ToooO   21  and model 
parameter ) , ,( SO BA , how to compute the probability )|( OOP  that observed 
sequence is generated by the given model. In terms of speech recognition, this 
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problem can be stated as how likely the spoken speech is the realisation of a 
given word or other unit modelled by HMM. 
2) Training problem: Given the observation sequence ToooO   21 , how to adjust 
the model parameter ) , ,( SO BA  to maximise )|( OOP , so that the model can 
best describe how the observed sequences are generated. In terms of speech 
recognition, this problem can be stated as how to train the acoustic model from 
the training speech. 
3) Decoding problem: Given the observation sequence ToooO   21  and model 
parameter ) , ,( SO BA , how to choose the best hidden state sequence 
TqqqQ   21  which best explains the observed sequence. In terms of speech 
recognition, this problem can be stated as how to use the acoustic model to 
recognise the unknown speech. 
 
Three HMM algorithms 
In order to solve the fundamental problems as mentioned above, three algorithms are 
developed. 
1) Forward or backward algorithm 
Forward or backward algorithm is used to solve the evaluation problem more 
efficiently. The direct calculation of the probability of ToooO   21  being 
generated by the model O  (shown by equation (2.13)) results in 
TNT 2 calculations (including TNT  )12( multiplications and TN additions). 
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where )|,( OQOP  is the joint probability of ToooO   21  and TqqqQ   21  
being produced by the model O ; )|( OQP  is the probability of hidden state 
sequence TqqqQ   21  being generated by the given model O ; ),|( OQOP is 
the probability of observation sequence ToooO   21  being generated by the 
given model O  and hidden state sequence Q . The number of all possible 
hidden state sequence Q  is TN . 
The evolution problem could be solved more efficiently by either by the 
Forward or Backward algorithm. 
The forward variable is defined as the probability of the partial observation 
sequence tooo   21  arriving at states it sq   at time t , given the model O , 
which can be denoted as 
)| ,  ()( 21 OD ittt sqoooPi        (2.20) 
when 1 t , 
Niobi ii dd 1  ,  )()( 11 SD     (2.21) 
when 1 tt , 
NjTtaiobj
N
i
i jttjt dddd ¦
 
 1  ,  11  ,  )()()(
1
11 DD  (2.22) 
when Tt  , the evaluation problem could be solved as  
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The forward algorithm reduces the required number of calculations from 
TNT 2 to 2NT  , which is a great improvement. 
The backward algorithm is the exact reverse of the forward algorithm. It is not 
essential, but it is used to solve the training problem. The backwards variable is 
defined as the probability of the partial observation sequence from arriving 
states is  at time t  having observed the partial observation sequence tooo   21 , 
which can be denoted as 
) ,|  ()( 21 OE itTttt sqoooPi         (2.24) 
when Tt  , 
NjjT dd 1  ,  1)(E     (2.25) 
when 1 tt , 
Njajobi
N
j
i jttjt dd  ¦
 
 1  ,  1 ..., 2,-T 1,-T  t,  )()()(
1
11 EE  (2.26) 
when 1 t , the evaluation problem could be solved as  
¦
 
 
N
i
iOP
1
1 )()|( EO     (2.27) 
2) Baum Welch algorithm 
The Baum Welch algorithm, also called the forward-backward algorithm [27], 
is used to solve the training problem. . It uses the combination of the forward 
algorithm and backward algorithm described in the previous section in an 
iterative method to estimate the best model O , which can produce the 
maximum )|( OOP . At each time the model parameters are adjusted to produce 
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a new model OÖ , which is more likely than the previous model O . This means 
that )Ö|( OOP  is larger than )|( OOP . This process of re-estimation can be 
continued until no further improvement for )|( OOP  can be obtained. Then the 
model O  is successfully trained. Further detail of Baum Welch Algorithm can 
be found elsewhere. 
3) Viterbi algorithm 
The Viterbi algorithm is used to solve the decoding problem, which is finding 
the single best state sequence for an observation sequence. It is very similar to 
the Forward algorithm, except that the transition probabilities are maximised at 
each step instead of summed. 
The following variable is defined as the probability of the partial observation 
sequence tooo   21  121 tqqq   arriving at states it sq   at time t  through the 
most probable state path, denoted as  
)]|   ,([max)( 21121
121
OG tittqqqt ooosqqqqPi t


  

  (2.28) 
Another variable )(it\  is used to record the most probable state path. 
When 1 t , 
Niobi ii dd 1  ,  )()( 11 SG      (2.29) 
1)(1  i\        (2.30) 
when 1 tt , 
NjTtobaij tji jtNit dddd dd 1  ,  11  , )(])(max[)( 111 GG   (2.31) 
NjTtaij i jt
Ni
t dddd 
dd
 1  ,  11  , )(maxarg)(
1
1 G\    (2.32) 
when Tt  , 
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1
* iP TNi Gdd       (2.33) 
)(maxarg
1
* iq T
Ni
t G
dd
      (2.34) 
The most probable state path could be retrieved by path back-tracking 
1 , ,2 ,1  ,  )( * 11
*    TTtqq ttt \    (2.35) 
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The language model is the probability that word sequence P(W) can be mathematically 
expressed in the following form: 

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where M is the number of words in the sequence, and )|( 121 ii wwwwP   means the 
probability of word iw  given the preceding words 121 iwww  .  
 
N-gram 
The complexity of this type of language model increases exponentially when the 
vocabulary size is large. In order to reduce the complexity of the language model, the 
N-gram [32] language model assumes that the probability of iw  is only dependent on 
the preceding 1n  words, denoted as 
)|()|( 11121   ininiiii wwwwPwwwwP    (2.37) 
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The probabilities for every combination of the words are predefined before speech 
recognition and can be calculated directly from the training text data by simply 
counting the total number of their appearances. Equation (2.37) can be re-written as  
)(
)(
)|(
11
11
11


  
inini
iinini
ininii wwwF
wwwwFwwwwP


    (2.38) 
where )( 11 iinini wwwwF    refers to the frequency of occurrence of 
iinini wwww 11    in the training text and )( 11  inini wwwF   refers to the frequency 
of occurrence of 11  inini www   in the training text. 
The most commonly used language models are called unigram, bigram and trigram, 
when 1 N , 2 N  and 3 N  respectively. The unigram model means that the word 
in the word sequence does not depend on any preceding word. It equals the probability 
of the word itself appearing in the training text, which is defined in equation (2.39). The 
bigram model means that the word in the word sequence only depends on the previous 
word, which can be calculated by equation (2.40). The trigram model means the word 
in the word sequence depends on preceding two words which can be defined by 
equation (2.41). 
1 when , )()()|( 121     NwFwPwwwwP iiii      (2.39) 
2 when , 
)(
)(
)|()|(
1
1
1121    


 NwF
wwFwwPwwwwP
i
ii
iiii     (2.40) 
3 when , 
)(
)(
)|()|(
12
12
12121    


 NwwF
wwwFwwwPwwwwP
ii
iii
iiiii    (2.41) 
In practice, not all possible three-word sequences for the trigrams appear in the training 
data. In this case, trigram probabilities are replaced by its bigram probability scaled by 
a back-off weight, which means it has a lower probability of occurring because the 
higher trigram is not found. The same method is applied to the bigram if it is not 
defined. The undefined bigram is replaced by its unigram scaled by a back-off weight. 
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Following the acoustic and language models, the next stage in the speech recognition 
process is to search for a word sequence with the highest probability of representing the 
input speech. The search unit, also known as a decoding engine, is the kernel of a large-
vocabulary continuous-speech recognition system. It is this search unit that combines 
all available knowledge sources, such as acoustic and linguistic constraints, and uses 
the decoding algorithm to generate the results. The overall performance of the 
recognition system is largely dependent on this search unit. 
 
Classification of decoder 
According to how the search architecture is organised and how the search is performed, 
the decoding engines can be classified in different ways [33][34][35][36]:  
1) Static-expansion or dynamic-expansion: whether the search space is pre-
compiled with all knowledge sources before search or dynamically generated 
during the search. 
2) Time-synchronous or time-asynchronous: whether the results are formed in a 
time-synchronous way or time-asynchronous way over the sequence of acoustic 
vectors during the search. 
3) Word-conditioned or time-conditioned: whether the search is conditioned on the 
predecessor word or the end time of the predecessor word, and whether the 
optimisation over the unknown word boundary is performed in the early phase 
of the search or as a final step of the search. 
4) Linear-lexicon or tree-lexicon: whether the search space is represented as lots of 
linear sequences of phonemes or as tree structures of phonemes. 
5) Signal-tree or multi-tree: whether the search space is organised in a single 
lexical tree or organised in multiple tree copies. 
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6) Breadth-first or depth-first: whether the search firstly considers all of the 
possible paths at the same depth and then expands to the next depth, or firstly 
expands along one path until reaching a depth bound and then considers the 
alternative path. 
7) One-pass or multi-pass: whether the results are produced from one pass of 
search or multiple pass of search over the input sentences. 
8) Signal-best or n-best: whether the output is a single most likely word sequence 
or a list of most likely words together with their own probabilities.  
 
Viterbi search 
The Viterbi search is a dynamic-expansion, breadth-first, time-synchronous search 
technique. It is based on the dynamic programming (DP) algorithm [33][34], which is a 
sequential optimisation algorithm. It firstly decomposes a problem into some 
sequential, independent sub-problems, and then solves the original problem by 
recursively solving the sub-problems. In terms of speech recognition, the optimal word 
sequence for the speech is obtained by recursively finding the optimal partial sequence 
of word at time 1 to T, where T is the duration of the speech. More specifically, at 
every time period, all of the possible hypotheses are firstly evaluated. Since all of the 
hypotheses correspond to the same portion of the utterance, they can be compared with 
each other directly. Then the one with maximum score is selected as the optimal 
hypothesis for this time period. After this, the search continues for the next time period 
until the last time period is reached. So the Viterbi search is a breadth-first and time-
synchronous search technique. However, in reality, a complete Viterbi search is 
impractical when the vocabulary is large. Normally, a beam search is adopted. Only 
those hypotheses whose likelihood falls within a fixed beam are considered for further 
growth. The beam size can be determined empirically or adaptively. 
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A* search 
A* search [33] is a dynamic-expansion, depth-first, time-asynchronous search 
technique. The principle of A* search is to use a heuristic function to guide the 
sequential search. The heuristic function is the summation of two parts: the first part is 
a heuristic score from the start node to the current node, while the second part is a 
heuristic score from the current node to the end node. The main steps of the A* 
algorithm can be found in [33]. The A* search is called an admissible algorithm, 
because it can guarantee to find the best path in theory. In contrast, the Viterbi beam 
search cannot guarantee in theory to find the best path. Moreover, the A* algorithm is a 
depth-first algorithm, which means that the best path is always the first output without 
considering all other incomplete paths. For the Viterbi beam search, it is a breadth-first 
algorithm, so the best path is always produced at the same time as all other possible 
paths. The A* search is not as efficient as the Viterbi beam search in large-vocabulary, 
continuous speech recognition system for two reasons. First, the informed heuristic 
function is very difficult to find. The term ³LQIRUPHG´ means that when one heuristic 
function A is smaller than another heuristic function B in every mode of the search 
network, then it is said that A is more informed than B. Second, because the A* search 
is a time-asynchronous search; it is not easy to use beam pruning to reduce unpromising 
paths. The A* search is very important for multiple-pass searching, which means the 
search algorithm computes the search scores based on the number of times the data is 
accessed. The A* search is used in the second-pass based on the word-lattice generated 
by the first pass.  
 
Stack decoder 
Stack Decoder [37] is a dynamic-expansion, depth-first, time-asynchronous search 
technique. Stack decoding implements a best-first tree search which proceeds by 
extending word by word without the constraint that they all end at the same time. The 
partial search hypotheses are handled by a stack, which is a priority queue sorted on 
likelihood scores. There may be one single stack or several stacks depending on the 
implementation. The best partial solution is maintained as follows: Firstly, put all of the 
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resulting partial solutions on the stack. Secondly, keep only the top n candidates. 
Finally, continue to search the partial solution until the last one.  
 
Weighted finite state transducer (WFST) 
WFST [38][39] was developed at AT&T, and based on the static expansion of the 
search network. It offers an elegant unified framework for combining knowledge 
sources and producing the full search network optimised up to the HMM states. The 
transducers are finite state networks associating input and output symbols on each arc, 
possibly weighted with a logarithmic probability value. They can be used to represent 
various knowledge sources. Furthermore, transducers can be combined using the 
composition operator, which means the knowledge source is integrated into one input-
output relation. Then the network is further optimised by proceeding to weighted 
determination and minimisation.  
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Template matching (TM) 
Template matching is the simplest approach and one of the first techniques to recognise 
speech. During the training process, a template is generated for each word in the 
vocabulary to be recognised. In the decoding process, the unknown input is firstly 
compared with each template by calculating the spectral distance between them, and 
then recognised as the template with the smallest distance. 
In order to cope with speech variations, the template for a word can be derived from 
several examples of the same word spoken by different speakers at different speaking 
rates. If the difference between the examples is relatively small, the chosen template 
can be based on either selecting the most representative one or computing the average 
over all examples. If the difference between the examples is too big, a clustering 
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algorithm could be used to generate a set of templates representing the different 
pronunciations for that word. When comparing the input with the template, there are 
some inevitable differences in time scale between them. The technique, called dynamic 
programming, could be used to find the optimal alignment of the input pattern with the 
template [26][40] [40].  
Dynamic time warping (DTW) is a widely-used and efficient dynamic programming 
procedure to achieve the time alignment between the input speech and the template. As 
the name suggests, the input speech is stretched or compressed so that it could be 
matched with the template in the database with higher possibilities. 
When the vocabulary grows, template matching becomes very computationally 
intensive. In addition, template matching is only capable of modelling a small variation 
of speech in pronunciation and speaking rate, which is far from enough to model the 
variation in the real speech. So template matching is quite suitable for small-
vocabulary, isolated-word and speaker-dependent recognition applications.  
 
Artificial neural network (ANN) 
Artificial neural networks (ANN) are developed from a growing understanding of the 
human central nervous system. They can either be used for distinction between similar 
sound classes and learning the relations between all known inputs and phonetic data. 
Neural networks could represent a separate structural approach to speech recognition or 
regarded as implementation architecture, possibly incorporated in other speech 
recognition approaches. More detail can be found at [41][42][43]. 
A typical ANN includes: multi-layer perceptron and learning vector quantisation, 
hybrids of ANN and HMM applying, e.g., recurrent neural networks, self-organising 
maps and mixtures of experts. There are also ANN-HMM hybrid systems that use the 
neural network part to deal with the dynamic aspects and the Hidden Markov model 
part for language modelling.  
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Rule-based approach 
The idea behind the rule-based approach is to express the knowledge that people have 
learned about speech in terms of explicit rules which are then used to recognise the 
input speech. Such knowledge includes acoustic, lexical and semantic knowledge, 
which represent rules describing spectrograms of speech, rules describing words of the 
dictionary and rules describing the syntax of the language respectively. Based on what 
type of knowledge is used, the rule-based approach can be further divided into an 
expert system and a heuristic system [44][45].  
An expert system tries to model the human ability to interpret the explicit 
representation of speech, such as spectrograms or other visual representations. A 
spectrogram is an image showing how the spectral density of a speech signal varies 
with time. By analysing the spectral shape, duration and transitions, it is possible to 
label the basic sounds (phonemes) or words of language. The knowledge used in a 
heuristic system is derived from the constraints of the designated task, such as lexical 
and semantic knowledge, rather than acoustic knowledge. 
A rule-based system basically works as follows. Before recognition, an expert system 
converts the useful knowledge into rules and stores them as a database. During 
recognition, the expert system firstly uses these rules to segment and label the input 
speech into small regions and then coverts the list of labelled regions into a list of 
phonemes or words [46]. 
A rule-based system can achieve acceptable speech recognition performance when it 
carries out a particular task which it was designed for, such as recognising a small, 
speaker-dependent vocabulary. When the size of vocabulary increases or the variety of 
speakers and speech conditions are taken into account, the rule-based system is not 
practicable.. This is because the existing knowledge of speech is still incomplete and 
because there is no well-defined, automatic procedure to establish all the a priori 
knowledge of phonetic units over a wide variety of speakers and speech conditions. The 
knowledge is usually converted into rules manually, which requires significant effort. 
Furthermore, no standard way to segment and label the input speech has been 
developed. Due to these un-solved problems the rule-based approach is not competitive 
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with the self-organising approach (TM, ANN, HMM) that are introduced in previous 
section. 
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This section presents details of the available ASR software. This is introduced in three 
parts: first, the criteria that are used to select the appropriate software are presented; 
second, the types of ASR software are introduced; and third, the most suitable 
candidates are introduced in further detail and analysed to find the most suitable speech 
recognition software for our project. 
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In this project, the criteria for speech recognition software are as follows:  
1) Free for both commercial and academic use. 
2) Distributed with source code. 
3) No limitation on redistribution of the modified source code. 
4) Can be used for building a complete state-of-art speech recognition system. 
5) Used for speaker independent, large-vocabulary, continuous speech recognition. 
6) Has high accuracy recognition performance. 
7) Has fast recognition speed. 
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$ OLVW RI VSHHFK UHFRJQLWLRQ VRIWZDUH FDQ EH IRXQG RQ 6WHSKHQ &RRN¶V 6peech 
Recognition HOWTO [16]. All software can be categorised into two parts: commercial 
software and free software. Commercial speech recognition software includes IBM Via 
Voice, Speech Works, Naturally Speaking, Dragon Dictate, Philips Speech Magic, 
Babel Technologies, Vocalis Speechware, Abbot, Entropic, iListen, LumenVox and 
etc. The free speech recognition software includes NICO, ISIP, Julius, HTK, Sphinx, 
VoxForge, CVoiceControl, XVoice, Open mind speech and etc.  
According to the selection criteria, it is easy to decide that some of the software is not 
suitable for this project. None of the commercial software is unsuitable even it can 
provide good performance. Because they are not free to use and their source code are 
not suitable.  
For the available free software category, although all of them have been distributed 
with their source code, some of them are not suitable for our project due to their limited 
recognition capability. VoxForge [47] is not a speech recogniser; it collects transcribed 
VSHHFK DQG ³FRPSLOHV´ LW LQWR DQ DFRXVWLFPRGHOZKLFK FDQ EH XVHG E\ RWKHU VSHHFK
recognition engines. Open mind speech [48] is not fully developed which is primarily 
for developers. CVoiceControl [49] is used for recognising commands that can be used 
to execute Linux commands. XVoice [50] provides continuous speech dictation and 
speech control of the XWindow applications. The rest of the free speech recognition 
software listed in Table 2.1 is the potential suitable software for our project, which will 
be further introduced in the next section. 
 
 
 
 
42 
TABLE 2.1 THE MOST POPULAR FREE SPEECH RECOGNITION SOFTWARE 
Name Main features Reference 
NICO 
1) Written in C; 
2) A general-purpose toolkits for building, training and 
evaluating artificial neural network (ANN); 
3) Used as a component for building HMM/ANN hybrid ASR. 
[51][52] 
ISIP 
1) Built on a vast hierarchy of general purpose C++ class;  
2) Provide extreme flexibility on graph search mechanism; 
3) Accept multiple language models simultaneously; 
4) Suitable for building customised recognition system. 
[53][54] 
Julius 
1) Written in C; 
2) Performs a two-pass forward-backward search; 
3) Accept multiple language models and acoustic models; 
4) Initially for recognising Japanese. 
[55][56] 
HTK 
1) Written in C; 
2) A toolkits for building and manipulating hidden Markov 
model (HMM), but mainly for speech recognition;  
3) Flexible in the topology of HMM; 
4) Support multiple types of input speech. 
[57] 
Sphinx 
1) Written in C as well as Java depending on the version; 
2) Based on HMM and N-gram; 
3) Specifically designed for building high performance, large-
vocabulary, speaker-independent, continuous ASR; 
4) Less flexibility in topology of HMM and input speech format 
[58][59] 
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NICO [51], developed by Nikko Storm, are mainly intended for speech recognition 
applications, particularly for solving the phoneme probability estimation problem by 
artificial neural network (ANN) in automatic speech recognition. NICO toolkits are 
written in portable American national standards institute (ANSI) C code and distributed 
under the Berkeley software distribution (BSD) licence, meaning they are free to use 
for either commercial or academic purpose. 
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NICO provides a general-purpose toolkit for building, training and evaluating artificial 
neural network (ANN). All the tools can be invoked by command-line instructions at 
the shell prompt or run from the shell script file under the UNIX operating system. The 
network topology build in NICO is flexible due to the hierarchical structure adopted in 
the toolkits, which make it easy to build multi-layer modular networks with arbitrary 
connection structures. For the training part, only a back-propagation learning algorithm 
is available in NICO, which is optimised for fast training and evaluation on large 
networks with recurrence and time-delay windows [52]. 
Besides the core tools for ANNs training and evaluation, NICO also provides tools for 
specifying I/O file formats, normalising the input data into a range that the network can 
compute. In addition, special tools are available for speech input, output and 
processing. NICO tools can be used for extracting mel, bark or linearly spaced filter-
bank features, generating phoneme target phonetic transcription files and so on.  
However, NICO tools are not full toolkits for speech processing and recognition. NICO 
toolkits alone are not sufficient to build a whole recognition system, but can be used as 
one of the components to build an HMM/ANN hybrid speech recognition system. 
Separate HMM-based recognition software would need to be used so NICO is not used 
in this project. 
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ISIP [53][54] is a speech recognition engine provided by the institute for signal and 
information processing research group at Mississippi State University. It is freely 
available for both commercial and academic use with no licensing or copyright 
restrictions. Three primary components in ISIP are acoustic front-end, HMM training 
module and Viterbi decoder. These are built on top of a vast hierarchy of general 
purpose C++ Classes. This hierarchical software environment is called ISIP foundation 
classes, supporting advanced research in all areas of speech recognition, including 
signal processing. 
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There are two major packages available: production system and prototype system. 
Production system is based on the ISIP foundation classes. It includes the basic features 
of the recognition system, such as front-end processing, training and speech 
recognition. Prototype system is an implementation of a typical recognition system in 
C++. There are three prototype systems for downloading: (1) TIDigits for experiments 
with Baum-Welch and Viterbi training of word, monophone, word-internal triphone 
and cross-word triphone; (2) Alphadigits for constructing a self-contained speech 
recogniser for a relatively simple task of recognising continuous alpha-digit strings; and 
(3) Aurora for building a complete recognition system across multiple processors.  
In addition, the decoder in ISIP is based on a generalised hierarchical implementation 
of the standard time-synchronous Viterbi search paradigm [35]. This graph search 
mechanism provides extreme flexibility. Unlike the typical N-gram based search, which 
is restricted on phrase, word, phoneme and state level, the search structure in ISIP can 
be extended to an unlimited number of hierarchical knowledge sources by simply 
changing a configuration file. Another significant feature of the ISIP decoder is its 
ability to decode simultaneously by using multiple language models.  
ISIP is particularly suitable for research purposes, because it provides not only various 
tutorials of how to build a speech recognition system, but also some powerful software, 
including a lot of common functions which are essential for building a speech 
recognition system. Researchers can fully use these common functions and the flexible 
search structure to try new ideas and build customised recognition systems. In this 
project, the requirement is for more specific software with less flexibility but high 
performances, so ISIP is not adopted here. 
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Julius [55][56] is a high performance, open source large vocabulary continuous speech 
recognition engine for researchers and developers. It is written in C language and 
distributed under a BSD licence. 
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The lexical model, acoustic model and language model used in Julius are in the same 
format or similar to that of HTK which is introduced in 2.3.3.4. The differences 
between Julius and other recognition software are that it performs a two-pass forward-
backward search. 
The first pass is 2-gram synchronous beam search, which is a high speed approximate 
search. 7KLVSDVVJHQHUDWHVD³ZRUGWUHOOLVLQGH[´ZKLFKLVDVHWRIVXUYLYHGZRUG-end 
nodes per frame with their scores and their corresponding starting frames. It is used by 
the second pass to conduct wider Viterbi scoring and wider word expansion. The 
second pass is 3-gram N-best stack decoding, which is a high precision search 
performed in the reverse direction. Speech input is again evaluated by connecting with 
the trellis generated in the previous pass. The precise sentence-dependent Viterbi scores 
are generated by a word-level stack decoding search. 
The old version 3.x of Julius is a stand-alone program mainly for research purposes, but 
it is not modularised well. The newer version of Julius 4 is re-written as a C-library, 
which can be easily incorporated into other applications. The internal structure of Julius 
is re-organised and modularised, resulting in much more readability and flexibility. The 
new features include decoding with multiple language models and acoustic models, 
support for the combination of different types of acoustic features, and support for N-
gram longer than 3 and user-defined language functions, performance optimisation for 
memory efficiency, etc. 
Julius is ultimately for achieving higher speech recognition accuracy with its unique 
features. Although it can be implemented in a PC in real time, it is not adopted in this 
project because of the complexity of its search technique. Another reason why Julius is 
not adopted is that it is particularly popular in Japan. Most of the models distributed 
with Julius are in Japanese and lots of its documentations are in Japanese, which make 
it not so convenient to recognise English.  
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HTK [57] stands for hidden Markov model toolkit. As its name indicates, it is a toolkit 
for building and manipulating HMM, which can be used to model any time series, not 
just speech. Hence the core of HTK is similarly general-purpose. Apart from speech 
recognition it can also be used for speech synthesis, character recognition and DNA 
sequencing. However, HTK is primarily designed for building HMM-based speech 
processing tools, in particular recognisers. Thus, much of the infrastructure support in 
HTK is dedicated to this task. 
In HTK, both discrete HMM and continuous HMM, can be supported. The topology of 
HMM is very flexible. And the number and type of feature vectors, the number of 
states, and the transition matrix, can be easily defined in the model definition file. The 
start and end states are non-emitting states, while all of the other states are emitting 
state. The HMM can have either very simple or complex topology, depending on the 
complexity needed.  
The source code, object or executable code, associated technical documentation and 
any data files in HTK distribution can only be used for educational or academic 
purposes. They can only be used wiWKLQWKHXVHU¶VRUJDQLVDWLRQ The modified version 
cannot be distributed or sub-licensed to any third party in any form. 
HTK is an all-in-one package, which is based on the C language and can be organised 
into four types of library modules based on different functionality: basic modules, file 
interface modules, speech input and output modules, and speech recognition system 
modules. Based on these library modules, there are four types of tools required to build 
a speech recognition system: data preparation tools, training tools, recognition tools and 
analysis tools. 
HTK accepts three types of input: previously encoded speech parameter file, speech 
waveform file and direct speech from audio device. The parameter files can be used for 
training and recognising directly. The speech waveform file and direct speech should 
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be converted into parameter files by the front-end signal processing tools. In each type 
of input, a variety of file formats are supported by HTK.  
For parameter files, HTK supports the following parameters: linear prediction filter 
coefficients (LPC), linear prediction reflection coefficients, LPC cepstral coefficients, 
LPC cepstra plus delta coefficients, LPC reflection coefficient in 16-bit integer format, 
mel-frequency cepstral coefficients (MFCC), log mel filter bank channel outputs, linear 
mel filter bank channel outputs, user defined sample kind, vector quantised data. The 
conversion between any two of the different types of parameters can be done by HTK. 
All types of parameter files can be used to train the HMM model. 
To sum up, HTK is very powerful at building very complex and flexible HMM-based 
applications and it can be used for other applications, not just the speech recognition. 
And with its useful tools, it can handle a wide range of speech file formats. Together 
with its well-documented manual, it is particularly useful for research purposes. Also, 
its user licence agreement limits its applications in commercial purposes; hence HTK is 
not suitable for project. 
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CMU Sphinx [58][59] is the first continuous-speech, speaker-independent recognition 
system adopting the hidden Markov acoustic model (HMM) and the N-gram statistical 
language model.  
Sphinx is released under a BSD style licence, which gives full control over the Sphinx 
FRGHDQGRQH¶VRZQFRGH Sphinx can be used either for commercial or non-commercial 
purposes. Its source code can be freely used, modified and distributed. In addition, 
Sphinx does not need a general public licence (GPL) licence, which means the 
modified codes are not required to be made freely available and can be kept under 
RQH¶VRZQOLFHQFH 
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Sphinx is a collection of packages which are essential for building a speech recognition 
system for different tasks and applications. Most of these packages are written in the C 
language except for one of the decoders, which is written in Java. The available 
packages include: acoustic model training tool Sphinx Train, language model training 
tool CMU-Cambridge statistical language modelling toolkit, speech recogniser Sphinx 
1, Sphinx 2, Sphinx 3, Sphinx 4, Pocket-Sphinx, Sphinx Base, and recognition 
performance evaluator Sclite from NIST tools. Among these packages, Sphinx Train 
and CMU-Cambridge statistical language modelling toolkit are the essential tools to 
train the acoustic models and language models. NIST tool Sclite can provide more 
detailed performance analysis information. 
All versions of Sphinx are specifically designed for building high performance, large-
vocabulary, speaker-independent continuous speech recognition systems. Apart from its 
oldest version Sphinx 1, the succeeding versions, Sphinx 2, Sphinx 3, Sphinx 4, Pocket-
Sphinx, are all available. Sphinx Base is an essential component for Pocket-Sphinx 
rather than a whole recogniser. This wide range of speech recognisers provides a lot of 
flexibility of choice and can be used for different applications. How to choose the 
suitable version of Sphinx is explained in more detail in the next chapter. 
Sphinx can also accept parameter file, waveform file and direct speech, in which the 
file formats of each type of this input file are very limited. The parameter file is 
restricted to mel-frequency cepstral coefficients (MFCC) features. The number of 
coefficients for Sphinx 2 is fixed at 13-dimensional, but for Sphinx 3 it can be changed 
to any other length. The waveform should be in raw pulse-code modulation (PCM) 
format. The front-end signal processing tools in Sphinx are also very limited. It can 
only convert the raw PCM format speech into MFCC features. 
For Sphinx, in addition to the discrete and continuous HMM, it also supports semi-
continuous HMM. But the topology of the HMM is restricted. Sphinx 2 can only use 5-
state left-to-right topology and Sphinx 3 can use 3 or 5-state left-to-right HMM 
topologies. 
To sum up, Sphinx is specifically designed for speech recognition purposes. More 
limitations in acceptable file formats and model structure are imposed. Except Sphinx 
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4, the documentation of other versions of recognisers is not so good compared to that of 
HTK. But Sphinx is still very competitive because it provides more versions of 
UHFRJQLVHUV DLPLQJ DW GLIIHUHQW XVHUV¶ UHTXLUHPHQWV Moreover, it is free to use and 
distribute either for research purposes or commercial purpose. So the Sphinx is chosen 
to build the speech recognition system in our projects. 
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As introduced in the previous section, speech recognition can be considered as a two-
stage process: feature extraction and pattern classification. Based on which part is 
implemented on mobile phone, there are three principal systems available: network 
speech recognition (NSR), distributed speech recognition (DSR) and embedded speech 
recognition (ESR) [12]. Every system has its own advantages and disadvantages which 
are explained in the following sections.  
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In the NSR system, both of the feature extraction and pattern classification are 
performed by the server. A mobile phone only transmits speech to the recognition 
server and receives the recognised text back. So it is also called server-based system. 
There are several advantages of this type of system. First, only a small amount of 
resources in the mobile phone are required. Theoretically, any mobile phone, even an 
old one with low speed and small memory, can use this system. Second, the recognition 
ability is entirely based on the recognition server, in which the state-of-art recognition 
system can be implemented to recognise not only the large vocabulary, speaker-
independent and continuous speech but also speech in different languages. Finally, the 
recognition engine on the server can be upgraded or modified without affecting the 
mobile phone. 
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The disadvantages of server-based system are also obvious. The mobile phone loses the 
speech recognition ability when the communication between the mobile phone and the 
server is unavailable. Besides, the data transmission errors and the communication 
channel noise may be introduced in the speech, resulting in poor speech recognition 
performance. In addition, a very powerful server is required to effectively respond to 
lots of mobile phone users simultaneously. 
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In the DSR system, feature extraction is implemented at the mobile phone end and the 
pattern classification is implemented by the server. So it is also called a client-server 
system. The mobile phone firstly extracts a set of feature vectors from the speech, and 
then transmits these to the server for recognition. The DSR system has most of the 
advantages that NSR system has, except that it requires a mobile phone with more 
processing ability to extract feature vectors. By transmitting feature vectors over the 
communication channel, DSR has even more advantages. The data rate required for the 
communication channel is much lower, because feature vectors are much smaller than 
the speech itself. In addition, better recognition performance on the server can be 
achieved, because most of the transmission errors and channel noises over the 
communication channel can be reduced or avoided. 
Apart from further requirements on processing abilities of mobile phone, the DSR 
system has some of the same disadvantages as those of NSR system, such as depending 
on the communication between mobile phones and the servers, and requiring very 
powerful server. To sum up, the DSR system could be considered as the improved 
system of NSR system.  
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In the ESR system, both of the whole speech recognition processes, including feature 
extraction and pattern classification, are implemented on the mobile phone. So it is also 
called a client-based system. This significant difference from NSR and DSR gives the 
ESR system the biggest advantages: it is always ready to use and it does not depend on 
any recognition server or communication network. On the other hand, the 
disadvantages for ESR system are also obvious: the recognition ability is largely 
restricted by the resources available on the mobile phone.  
With the low-speed mobile phones of the past, the ESR system is only capable of 
recognising a few isolated spoken words from a specific speaker. However, due to the 
fast development of mobile phones in terms of processing power and available memory 
in recent years, the recognition ability of the ESR system has been greatly improved. It 
becomes more feasible for the ESR system to recognise large vocabulary, speaker-
independent and continuous speech in the near future. The ESR system is the type of 
system that our project aims for. 
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ASR is a computationally intensive task, which is implemented in software by the main 
processor in the host devices. Such a software-based approach would require extremely 
fast, powerful, large, expensive and energy-hungry processors [60]. Obviously it cannot 
be directly implemented in the embedded recognition system on mobile phones. The 
hardware-based approach would offer a faster, more efficient, lower energy 
consumption solution. 
There has been significant research in the area of hardware accelerators for speech 
recognition has been done. These efforts range from hardware implementation of full 
speech recognisers, hardware accelerators for part of the speech recognition process, to 
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hardware/software implementation. These researches also cover different types of 
recognition system, such as small vocabulary to large vocabulary speech. The 
recognition speed achieved by these hardware implementations is much improved. 
Although the aims of the following research are not exactly the same as the aim of our 
project, which is only to implement the most time-consuming part of the source code in 
parallel by FPGA, they still provide novel ideas and detailed analysis about the 
hardware implementation of Sphinx 3 or other recognition systems, which could help 
us to understand how the Sphinx 3 works and how to improve our own hardware 
implementation. 
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For the In Silico Vox project [61] at Carnegie Mellon University, Lin et.al tried to 
design a complete, high-end recogniser in silicon. The recognition time and memory 
usage of the Sphinx 3.0 have been analysed in detail, and a lot of modifications have 
been made to the original recogniser for hardware implementation. They presented a 
fully functional speech recogniser on a single Xilinx XUP platform, which is capable of 
recognising 1000-word vocabulary, speaker independent and continuous live-mode 
speech [62][63]. The developers claimed it was the most complex recogniser 
architecture ever fully committed to a hardware-only form. Their design runs at 
50MHz, decodes at roughly 2.3 times slower than real-time, and achieves the same 
accuracy as the original Sphinx 3 software version. 
Melnikoff et.al [64][65] from University of Birmingham began their research work on 
implementation of a real-time monophone speech decoder in FPGA. There were 49 
discrete HMM-based monophones used in their implementation, which performed the 
observation probability computation and Viterbi decoding. Then they compared the 
implementation of monophones based on both discrete HMMs and continuous HMMs 
[66]. Their designs were implemented in Xilinx Virtex XCV1000 FPGA. Their results 
showed that a discrete version, occupying 12% of the slices and running at 55 MHz, 
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could operate 5000 times faster than real time, while the continuous version, occupying 
45% of the slices and running at 47 MHz, could operate 75 times faster than real time.  
In order to improve the recognition accuracy, Melnikoff et.al also implemented 
biphones and triphones (combinations of two and three monophones respectively) in 
Xilinx Virtex XCV2000 FPGA, with 49 monophones and 634 biphones and triphones 
based on continuous HMMs [67]. The observation probability computation unit 
operated on 24-bit floating point data. Three speech files could be processed 
simultaneously, which means the HMM model data loaded in every speech frame can 
be used three times and the access time to the off-chip RAM for the model can be 
reduced. The whole implementation occupied 77% of the FPGA resources, running at 
33 MHz, and could operate 96 times faster than the software implementation and 13 
times faster than real time. 
Nedevschi et.al [68] from University of California at Berkeley implemented a low-
power speech recognition system that performs a complete real-time speech recognition 
system for very small vocabulary, only 30 vocabularies in total. They pointed out that 
the computations in the recognition network are symmetric and employed a set of very 
simple processing elements operating in parallel to do the calculations. Benefiting from 
this parallelism, the clock frequency required for real-time recognition could be 
reduced and voltage scaling applied to reduce power. 
Choi et.al [69] from Seoul National University developed a HMM-based 5000-word 
speaker-independent continuous speech recogniser running on Virtex-4 SX35 FPGA at 
100 MHz. Feature extraction was implemented in software on a soft-core based central 
process unit (CPU), and emission probability computation and the Viterbi searching 
were implemented in parallel and pipelined to hardware blocks. They pointed out that 
memory access for the HMM model is the main bottleneck in hardware 
implementations. So they made the computation time overlapping with the memory 
latency. In addition, the bit-width of Gaussians parameters were reduced to 8 from 16, 
and Gaussians parameters were re-used by multi-block computation of emission 
probability. They also adopted a two-stage language model pruning technique to reduce 
the memory access bandwidth. Their results showed 81% and 44% memory access 
bandwidth were reduced for emission probability computation and inner-word 
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transition respectively. The developed system can run 1.52 times faster than real-time 
with double data rate (DDR) synchronous dynamic random access memory (SDRAM). 
Choi et.al [70] then moved their FPGA design to a very-large-scale integration (VLSI) 
chip. The amount of internal SRAM size is minimised by moving data out to the 
DRAM. A custom DRAM controller is designed to efficiently read and write 
consecutive data. Results showed that the designed system runs 1.82 and 1.30 times 
faster than real-time by using DDR SDRAM and signal data rate (SDR) SDRAM 
respectively. 
You et.al [71] further optimised the memory access by employing techniques such as 
sub-vector clustering. The experimental result shows that the implemented system 
performs speech recognition 2.4 and 1.8 times faster than real-time using 32-bit DDR 
SDRAM and SDR SDRAM respectively. By now, Choi et.al [72] have expanded their 
5000-word speech recogniser based on FPGA into 20000-word version. The DRAM 
controller supported various access patterns which were optimised for each function 
unit of the speech recogniser. 
You et.al [73] also have optimised the emission probability calculation, the most time-
consuming part in speech recogniser, on a mobile CPU, Intel PXA270. The single 
instruction multiple data (SIMD) programming and software pipelining were used to 
reduce the execution cycles by 56.42%. 
 
><B<> 2!"@A#)3*,#!%".*!""#$#%!&'()*24*.!%3;!%#*
 
Lin et.al [63][74], from Carnegie Mellon University (CMU), focused on the design and 
implementation of a back-end search engine on a multi-FPGA Berkeley emulation 
engine 2 (BEE2) platform, which could run at 100 MHz and handle 5000-word wall 
street journal speech benchmark at a rate on average 10 times faster than real-time. The 
BEE2 system with two Xilinx Virtex II Pro-VP70 FPGAs and 2 DRAM channels was 
used to validate the functionality of the complete design. In addition, they used 
Synopsys Design Compiler and Cadence SoC Encounter to estimate the total area and 
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power resources required for an ASIC implementation of the design. It required an area 
of 64mm2 and power estimate of 2W using 180 nm technology. 
The research on CMU concentrated not only on the high performance implementation, 
but also on the low power implementation for the back-end search engine. Bourke et.al 
[75] showed their design could recognise speech from a 5,000-word vocabulary 1.3 
times faster than real-time, within a 196mW power budget. 
Krishna et.al [76] from University of Michigan considered the potential use of thread 
level parallelism inherent in the search stage of Sphinx 2 and designed a speech co-
processor to meet the computational and power constraints of hand-held and portable 
systems. Their results showed that simple multi-threaded, multi-pipelined processor 
architecture can significantly improve the performance of the time consuming search 
phase of a speech recognition system. They also showed that the primary bottleneck to 
implementation of such a co-processor is the data request rate into the memory system 
and proposed some solutions to this problem. 
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Mathew et.al [77] from University of Utah profiled the Sphinx 3.2 processor and found 
that the Gaussian computation part occupied more than half of the computation time. 
So they designed a low-power accelerator to implement the Gaussian computation part 
for the Sphinx 3 speech recognition system. Then the main processor for the speech 
recognition can implement the other recognition part at the same time while the 
accelerator implements the Gaussian computation part. This co-processor could hide 
50% of the computation effort required for speech recognition from the view of main 
processor. In order to decrease the bandwidth requirement required, they proposed to 
simultaneously compute ten speech frames over the same acoustic module data. The 
accelerator has been synthesised for a 0.25u complementary-symmetry metal±oxide± 
semiconductor (CMOS) process and their results indicate this accelerator consumes 29 
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times less power than a 2.4 GHz Pentium 4 performing the same computation at a 
similar recognition speed. 
Schuster et.al [78] from University of Pittsburgh presented the design of a FPGA-based 
acoustic modelling co-processor, based on Sphinx 3, which was capable of recognising 
a 1000-word resource management (RM) database in real time. The computationally 
intensive floating point calculations required have been replaced with fixed-point 
calculations. Data-driven pipelines were created to maximise the throughput of the 
system and minimise the number of pipeline stalls. Their pipelined acoustic modelling 
core could run at over 125MHz post place-and-route on a Vertix-4 SX35-10. Schuster 
et.al [79] also presented a design of an FPGA-based system-on-a-chip capable of 
performing continuous speech recognition on medium-sized vocabularies in real time. 
The dedicated pipelines for each of the major operations in the system were created. 
Furthermore, a token-passing scheme was implemented in the later stages of the system 
to reduce the complexity of search space and the amount of active data present in the 
system. 
Marcus et.al [80] from University of Mannheim presented a FPGA-based hardware co-
processor for the Sphinx speech recognition system. The co-processor supports the 
training of continuous HMM for the Sphinx recognition system. It implements a critical 
part of the Baum-Welch training algorithm to assist in the Gaussian probability 
calculations. The development platform is a mpRACE board, which is equipped with a 
Xilinx Virtex-II X2V3000. This development board was installed in a PC with 
2.66GHz processor. The coprocessor was tested using a clock frequency of 66 MHz. 
The test was performed over 13000 sets of features and the length of component 
vectors was 39. The results showed that the PC was 13.5 times faster than the co-
processor if all of the data load time, compute time and results read time for 
coprocessor were taken into account. While only considering the computation time, the 
co-processor showed a 1.76 speed increase over the host PC.  
 
 
57 
><B<? 811*,"(%')8*!""#$#%!&'()*')*!,'"*
 
Vargas et.al [81] from Catholic University PUCRS proposed a novel hardware-
software method to implement a speech recognition system. This method partitions the 
ASR system into low-complexity high-volume computations and high-complexity 
high-volume computations. The former computations were implemented in parallel by 
hardware, such as pattern matching and logic decision. The latter computations were 
implemented in serial by software, such as signal analysis and conditioning procedure. 
Implementing part of the system by dedicated hardware leads to an expressive 
processing time reduction. In addition to hardware-software implementation of the 
system, Vargas et.al [82] have also used a new approach by which the Viterbi 
algorithm, used to compute the HMM likelihood score, was built in with the HMM 
structure in the hardware. The probabilistic state machines run as parallel processes. 
The implementation was designed for isolated word recognition for a very small 
vocabulary. The results showed about 500 times faster speech processor could be 
achieved compared to original implementation. 
Pazhayaveetil [83] from north Carolina State University proposed a hardware-software 
method for real time large vocabulary speech recognition on a mobile embedded 
device. They designed custom ASIC blocks for Gaussian probability computation and 
word search, a new way to store the dictionary words in DRAM and a low power 
processor to do the high level control over the blocks. He claimed the word search part 
performed 20 times better and the Gaussian probability computation part performed 4 
times better than other correspondent proposed designs of specialised hardware 
implementation. Furthermore, the innovative dictionary they used reduced memory 
bandwidth by a factor of 11 compared to software implementation and by a factor of 4 
compared to other hardware implementation. 
Chandra [84] from north Carolina State University also used a hardware-software 
method for real time large vocabulary speech recognition on a mobile embedded 
device. His novel work was on incorporating a degree of flexibility into the ASIC 
design, so that his architecture could be adapted to new emerging techniques for the 
speech recognition, such as re-designing the Gaussian calculation unit to be flexible so 
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that it can react to higher level algorithm change. Another contribution was to restrict 
the memory and adopt a lexical tree dictionary and an innovative time-stamp scheme to 
reduce overall memory requirements, bandwidth requirements and power and energy 
consumption. Both Gaussian calculation unit and Viterbi decoding unit can achieve 
real-time performance. In addition, the Gaussian calculation unit reduced power 
consumption by two orders of magnitude and the Viterbi decoding unit achieved an 
improvement of three orders of magnitude compared to their software implementation 
running on a Pentium 4 processor. Compared to previous comparable ASIC design, the 
energy consumption by Gaussian calculation unit was reduced by 43% and the 
performance for Viterbi decoding unit was improved by an order of magnitude.  
Han et.al [85] from Chinese University of Hong Kong presents the design of a speech 
recognition integrated chip that implement HMM with continuous observation 
densities. Each state of the HMM is represented by a double-mixture Gaussian 
distribution at this moment, but their proposed architecture can be extended to the 
models with higher order multi-mixture Gaussian distribution. Their design employs a 
simple table look-up method to simplify the add-log operation in the computation of 
probabilities density function in HMM. Their chip was fabricated with a 0.35 us CMOS 
technology, with a maximum operating frequency is 62.5 MHz at 3.3V. In order to test 
the new IC offline, they designed a printed circuit board (PCB) consisting of one 
oscillator to generate a master clock, one RAM to store the look-up table and model 
parameters of the vocabulary, another RAM to store the feature vectors, a 6-bit DIP-
switch to set the number of the words in the vocabulary, and 8 LEDs (light-emitting 
diode) to show the recognition results and completion of recognition process. In order 
to perform a live test of the new integrated chip, they connected their testing chip with 
a digital signal processor (DSP) board to form a complete speech recognition system. 
The DSP board does the front-end processing of the input speech and provides the 
feature vector for chip testing. In the offline test, the new chip is only capable of 
recognising a 50-word vocabulary. The recognition time for one word is about 0.16 s 
and the recognition accuracy is 93.8%. The live test is done for an 11-word vocabulary 
with an accuracy of 91.8% for five male and five female speakers. 
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Cardinal et.al [86] from centre de recherche informatique de Montreal, introduced the 
use of graphics processors unit (GPU) for computing acoustic likelihoods in the speech 
recognition system. They used a GPU, NVidia GeForce 8800GTX, and the compute 
unified device architecture (CUDA) development framework which shows the GPU as 
a parallel coprocessor. The likelihoods of a given mixture are the logarithmic addition 
of dot-products for each component of the mixture. This operation is implemented as a 
reduction algorithm, which is an important building block in parallel computing. The 
addition is used as a reduction operator, which is iteratively applied until only one 
element remains. In their implementation, the computation of mixture likelihoods is 
computed by one block of threads. The number of launched blocks is the number of 
distributions in the acoustic model, each block containing 256 threads. Their 
experiments were with 32, 64 and 128 Gaussians per mixture and their results showed 
that the GPU implementation could achieve a speed five times faster than the optimised 
CPU implementation. This improvement gave an increased speed of speech recognition 
by 33.5%. Besides the GPU implementation for dedicated acoustic computations, 
Cardinal et.al also used multi-core CPUs for Viterbi search. The multi-core CPUs 
implementation of Viterbi search led to a speed 1.3 times faster than the single core 
CPUs and an improvement up to 10% absolute in the accuracy at real-time. The use of 
GPU for acoustic likelihood computations gave a 2.8 times speed-up compared to 
single core CPU implementation which led to a word accuracy improvement of 
approximately 16.6% absolute at real-time. 
Dixon et.al [87] from Tokyo Institute of Technology also presented a fast method for 
computing acoustic likelihoods based on GPU. The main processor run-time dedicated 
to acoustic scoring tasks was reduced from the largest consumer to just a few 
percentages by using the GPU acceleration. They used the same GPU hardware and the 
VDPHGHYHORSPHQW IUDPHZRUNDV&DUGLQDO¶VEXW WKH\SUHVHQWHGUHVXOWV LQPXFKPRUH
detail. In their test, they adopted the Gaussian mixture model with different numbers of 
components, including 2, 4, 8, 16, 32, 64, 128, 256 and 512. They tested all versions of 
acoustic scoring on both CPU and GPU with different beam widths, including 100, 125, 
150, 175 and 200. Their results showed that the GPU accelerated decoder was faster 
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than the CPU approach for all model sizes and beam widths that were evaluated. It was 
obvious that when the beam width was large, the accuracy was be much higher, but 
needs much more time to get the results. With large model size and large beam width, 
the CPU version was not able to evaluate the acoustic scoring in real time. But it is not 
a problem for GPU version. When the GPU was used as an accelerated decoder for the 
CPU, the percentage of the CPU time spent on calculating acoustic scoring was greatly 
reduced to less than 2% and the speed-up factor could be almost 8 for the 512-
component model. 
Cai et.al [88] from Université Libre de Bruxelles tried to utilise the GPU and single-
instruction-multiple-data (SIMD) technology to do the parallel computation of state 
likelihoods evaluation for the HTK speech recognition system. In order to do the 
parallel computation on GPU, the likelihood evaluations were expressed as matrix 
multiplications. The GPU used was Nvidia GeForce 9800 GTX. They also used 
compute unified device architecture (CUDA) development framework to implement the 
parallel algorithm. Two large-vocabulary continuous speech corpora TIMIT and WSJ0 
are used to evaluate the performance. The acoustical models were based only on 32-
Gaussian HMM and the results showed that the parallel decoder worked 3 times faster 
than the original version. 
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In this chapter, relevant knowledge of automatic speech recognition (ASR) for our 
research has been introduced. Starting with an introduction about ASR difficulties, 
types, performance and applications, two fundamental ASR components, front-end 
feature extraction and back-end pattern classification, have been explained in detail. 
The front-end feature extraction part covered how speech is represented and how it is 
pre-processed before it can be used as the input to the ASR system. The back-end 
pattern classification part mainly focused on the most-widely used and most successful 
ASR approach, statistical recognition approach, explained the definition of the ASR 
problem in mathematics, the acoustic modelling by the hidden Markov model (HMM) 
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and the language modelling by N-gram. This part also briefly introduced other speech 
recognition approaches: template matching (TM), artificial neural network (ANN) and 
rule-based approaches. 
The available ASR software, both commercial and free software, has been introduced. 
In particular, free software has been compared to find the most suitable one for our 
project, which is Sphinx from Carnegie Mellon University. Moreover, three principal 
ASR systems for mobile phones have also been introduced, which are network speech 
recognition (NSR), distributed speech recognition (DSR) and embedded speech 
recognition (ESR). ESR was adopted for the project. 
Finally, relevant research on ESR has been presented. This ranged from 
hardware/software co-design of ASR, hardware accelerators for part of the speech 
recognition process, to hardware implementation of full speech recognisers for either 
small vocabulary or large vocabulary speech. 
In the next chapter, detailed information about the ASR system based on Sphinx 3 is 
introduced, which includes the selection of Sphinx recogniser, background information 
about Sphinx 3, set-up of the ASR system and optimisation of the ASR system. 
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Following the background of automatic speech recognition presented in Chapter 2, this 
chapter concentrates on the set-up and optimisation of the speech recognition system, 
which is based on Sphinx. It is presented in four parts: Sphinx recogniser selection, 
Sphinx 3 introduction, speech recognition system set-up, and speech recognition system 
optimisation. 
The first part covers the selection of the appropriate version of Sphinx. The versions 
available, Sphinx 1, Sphinx 2, Sphinx 3, Sphinx 4 and Pocket Sphinx, have been 
developed to suit different situations. Each version is introduced and the most 
appropriate version for our project is identified as Sphinx 3. 
The second part of this chapter presents background information on Sphinx 3, which is 
used to set up the recognition system. This includes the available executable, front-end 
processing, acoustic model and language model, search structure, search initialisation 
and speed-up techniques. They are not essential for set-up of the speech recognition 
system itself, but are particularly useful for understanding how the Sphinx 3 
recognition system works. 
The third part of this chapter gives detailed instructions on setting up the Sphinx 3 
speech recognition system. To build a working speech recognition system, the 
following main parts are essential: database, language model training, acoustic model 
training, speech recognition, recognition results generation. 
The final part of this chapter concentrates on optimizing Sphinx 3 for best accuracy. 
Before optimisation is performed, the configuration parameters available in Sphinx 3 
are introduced. These include an overview of the configuration parameters, those 
essential for input and output, and those related to speech recognition performance. 
After reviewing the configuration parameters, the optimisation process is presented. 
Firstly, the bash scripts (an executable file in Linux including a list of commands to 
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perform particular tasks) used for large sets of experiments is introduced. Then the 
results are analysed to find how different configuration parameters affect the 
recognition results. Finally, the most suitable parameters for different recognition tasks 
are obtained.  
 
0<= ,-.')/*%#"(8)',#%*,#$#"&'()*
 
In this section, the specific version of Sphinx used for our project is decided. The 
criteria used for choosing the most appropriate version are first introduced, and then 
Sphinx 1, Sphinx 2, Sphinx 3 and Sphinx 4 are introduced briefly and compared. 
Finally, a summary of these comparisons is given. 
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In order to decide which version to choose, several aspects need to be considered: 
programming language, accuracy and speed, platform dependence, user interface and 
research concern [89].  
1) Programming language. Sphinx 4 is written in Java, while Sphinx 2, Sphinx 3 
and Pocket Sphinx are written in C language.  
2) Accuracy and speed. Sphinx 3 can be configured in two modes: slow and fast. 
The slow mode is the most accurate. Sphinx 2 is the fastest recogniser, even 
faster than the fast mode of Sphinx 3. Pocket Sphinx is a lightweight version of 
Sphinx 2, so it is faster than Sphinx 2. The accuracy and speed of Sphinx 4 is 
possibly the most all-round recogniser.  
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3) Platform dependency. All versions are highly platform-independent, with 
Sphinx 4 being potentially the most independent. Pocket Sphinx is especially 
optimised from Sphinx 2 for embedded platform implementation.  
4) User interface. Sphinx 4 provides the best interface, while Sphinx 2, Sphinx 3 
and Pocket Sphinx are less friendly and require much more skill in scripting and 
more understanding of the program.  
5) Research concern. Sphinx 3 is a good research platform, which is particularly 
suitable for research on acoustic modelling and fast GMM computation. Sphinx 
2 and Sphinx 4 provide Finite State Grammar (FSG) language modelling on top 
of the N-gram language model, which can be used to build highly a structured 
dialogue system. Sphinx 4 can be a good research tool for implementation of the 
search algorithm, because it obviates the need for memory management. 
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Sphinx 1, firstly designed by Kai-Fu Lee [58], is WKHZRUOG¶V ILUVW KLJK SHUIRUPDQFH
speaker-independent continuous speech recognition system. It uses the discrete hidden 
Markov model (DHMM). Sphinx 1 uses the vector quantisation algorithm to quantise 
the speech into a discrete set of symbols. Firstly, the speech signal is converted into 
LPC cepstral vectors, from which codebooks are computed. Then, each vector is 
converted to quantised vectors by replacing the vector values with codeword indices 
from the codebooks. DHMM models trained from the sequences of quantised vectors 
and are used to model triphones. These DHMMs are not unique. The same codebooks 
are used to convert the unknown speech to quantised vectors during the recognition 
process. The recognition is guided by a simple word-pair language model.  
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Sphinx 2 [59][90] is the fastest speech recognition system. In acoustic model training, 
Sphinx 2 uses a semi-continuous hidden Markov model (SCHMM) to model the 
triphones. SCHMM, also known as the tied-mixture model, is a hybrid of the discrete 
hidden Markov model (DHMM) and the continuous hidden Markov model (CHMM), 
so it has the advantages of both. From the DHMM point of view, SCHMM robustly 
estimates the discrete output probabilities by considering multiple codewords in the 
vector quantisation stage, and integrate quantisation accuracy into the HMM. From the 
point of view of CHMM, SCHMM reduces the number of free parameters and 
computational complexity while maintaining the modelling power of the CHMM by 
employing a shared mixture of continuous output probability densities for each 
individual HMM. The state-dependent output distributions across different phonetic 
models are clustered to construct the senones. As a result, states of different models are 
tied to the same senone if they are close in terms of distance measurement. Other 
improvements include dynamic features and speaker-normalised features that are used 
in the Sphinx 2 feature extraction stages to deal with environment variation and speaker 
variation. Long distance bigrams are used for accurate modelling of linguistic 
constraints in the language model training. Three pruning thresholds corresponding to 
Markov state level, phone level and word level are adopted to improve the beam search 
efficiency. 
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Sphinx 3 [91][92] is CMU's state-of-the-art large vocabulary speech recognition 
system. It uses the continuous hidden Markov model (CHMM). Currently, Sphinx 3 has 
two versions of recognisers available: s3slow and s3fast. S3slow, used mainly for 
research, is based on flat-lexicon search and is designed to achieve more accurate 
results. S3fast, for building application-specific recognisers, is based on tree-lexicon 
search and is designed to achieve faster speed but with less accurate results. Both 
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versions are implemented in the batch mode, which means that the unknown speech is 
pre-recorded and pre-converted into cepstral vectors. Sphinx 3 also provides tools to 
recognise speech in real-time. The speech is firstly recorded, pre-processed and then 
decoded by the recogniser in push-button manner. Other available recognition tools 
include: align, allphone, astra, dag, which are discussed in next section. In order to 
achieve faster speed in s3fast, many techniques have been adopted on the GMM 
computation module and graph search module, such as the four-layer fast GMM 
computation (frame layer, GMM layer, Gaussian layer and component layer), Viterbi 
pruning, histogram pruning and phoneme look-ahead. 
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Sphinx 4 [93][94][95] is a state-of-the-art speech recognition system written entirely in 
the Java programming language. It uses continuous hidden Markov models (CHMM) 
and its framework has been designed with a high degree of flexibility and modularity. 
There are three primary modules in Sphinx 4: Front End, Decoder and Linguist. Front 
End parameterises the speech signals into several feature vectors: mel-Frequency 
cepstral coefficients (MFCC), perceptual linear prediction coefficients (PLP) and linear 
predictive coding (LPC). Linguist models support a variety of language models, 
including context-free grammars (CFG), finite-state transducer (FST), 
SimpleNGramModel and LargeTrigramModel. It translates the language model, 
pronunciation dictionary and acoustic model into a SearchGraph. The SearchManager 
in Decoder uses the features and SearchGraph to generate the results. Supported search 
implementations include Viterbi, Bushderby and parallel searches. In addition, various 
modules combining in various ways can be implemented by ConfigurationManager.  
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Pocket Sphinx [96] is an optimised version of Sphinx 2. It is designed for the purpose 
of porting the large vocabulary, continuous speech recognition system to the embedded 
devices. Due to the hardware limitations of the embedded devices, direct 
implementation of Sphinx 2 could be very inefficient in terms of time and resources, 
which are very limited for embedded devices. 
The following optimisations are applied to Sphinx 2 to produce the Pocket Sphinx. The 
platform optimisations includes memory optimisations (memory-mapped file input-
output, byte ordering, data alignment, efficient representation of triphone-senone 
mapping), machine-level optimisations (use of fixed point arithmetic, optimisation of 
data and control structures) and algorithmic optimisations (frame layer, GMM layer, 
Gaussian layer and component layer of fast GMM computation). 
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Sphinx 3 is chosen for this project because it provides the highest recognition accuracy 
among all of the available recognisers. To be precise, the fast version of Sphinx 3 is 
chosen because of its speed. Sphinx 4 is not chosen due to its Java language 
programming, which is more suitable for the web applications, but not suitable for 
embedded implementation. In contrast, C language is a lower level programming 
language which is more suitable for embedded implementation. Although Sphinx 2 and 
Pocket Sphinx are faster than Sphinx 3, they are not chosen due to their lower accuracy 
compared to that of Sphinx3. The speed improvement of Sphinx 3 is compensated by 
hardware accelerating, which is the research interest of this project. However, the idea 
behind Pocket Sphinx can be exploited when optimizing the Sphinx 3 source code.  
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This section gives detailed information about Sphinx 3, specifically in the following six 
parts: available executable, front-end processing, acoustic model and language model, 
search structure, search initialisation and speed-up techniques. This information is 
useful for setting up of the speech recognition system, and for understanding the source 
code of Sphinx 3. 
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After downloading and compiling the Sphinx 3 package, there are four decoders and 
four major decoding tools available. The software architecture is shown in Figure 3.1, 
which is explained below. 
 
FIGURE 3.1 THE LAYOUT OF SPHINX 3 PROGRAM [97] 
The decoders include decode, decode.anytopo, livepretend and livedecode. Each of 
them has slightly different function and can be used in different situations. 
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1) decode, also called s3fast, is a batch-mode decoder using tree lexicon with 
optimisation on both GMM computation and crossword triphones. It is a well-
balanced recogniser in terms of accuracy and speed. Its accuracy is poorer than 
decode.anytopo, while its speed is around five times faster.  
2) decode.anytopo, also called s3slow, is a batch-mode decoder using flat lexicon 
with optimisation on trigram and crossword triphones. It provides the best 
accuracy among all the decoders. Its accuracy is very close to a full trigram, full 
cross-word recogniser, but it is slow. 
3) livepretend is a live-mode simulator using the engine of decode. It can segment 
a speech waveform and feed the speech segments (comprising 25 frames) to the 
search engine of decode. Its accuracy is slightly poorer than decode. 
4) livedecode is a live-mode demonstration using the engine of decode. It allows 
the user to recognise speech in push-button manner. It is an example that shows 
how the live-mode decoding application programming interface (API) can be 
used for building a system. 
The major decoding tools includes align, allphone, astra and dag. They are decoding 
programs, each with a specific purpose. 
1) align is a tool to give the state, phone and word level of alignment between the 
speech and its transcription to the user. 
2) allphone is a tool for phoneme recognition for the speech. It gives the full 
triphone expansion.  
3) dag is a tool to search for the best path within the lattice by re-scoring. This 
lattice can be generated by decode and decod-anytopo. 
4) astra is a tool to generate a N-best list, given a lattice.  
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The front end of Sphinx 3 transforms the speech waveform into a vector of features 
called MFCC [98]. This process is separated into two stages: off-line front-end 
processing and on-line front-end processing. Sphinx 3 provides a tool called wave2feat 
to do the off-line front-end processing. It can process the raw audio sample stream into 
a cepstral stream, which is shown in Figure 3.2.  
 
FIGURE 3.2 FRONT-END OF SPHINX 3 [98] 
This off-line front-end processing tool is controlled by several parameters: sampling 
rate, the pre-emphasis coefficient, frame rate, window length, number of cepstra, 
number of filters, the lower filter frequency, the upper filter frequency and DFT size. 
Sampling rate is the sampling frequency of the input speech signal. The pre-emphasis 
coefficient defines the parameter used in the pre-emphasis filter. Frame rate is the speed 
at which a window moves in terms of frames per second. Window length is the duration 
of the moving window in seconds. They are used to control the framing and windowing 
steps. The number of cepstra defines the number of coefficients, including the energy 
coefficient, in the feature vector. The number of filters, together with lower filter 
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frequency and upper filter frequency, define the mel filter bank which transforms a 
power spectrum into a Mel spectrum. DFT size defines the number of points of an FFT 
used for converting the Mel spectrum. The default values for them are shown in the 
Table 3.1. The output of off-line front-end processing is a stream of 13-dimensional 
vectors (consists of 1 Pow and 12 Ceps). 
TABLE 3.1 PARAMETERS USED FOR FRONT-END PROCESSING IN SPHINX 3 [98] 
Parameter Default values 
Sampling rate 16000 Hz 
Frame rate 100 frames/sec 
Windows length 0.025625 sec 
Filter bank mel filterbank 
Number of cepstra 13 
Number of mel filters 40 
DFT size 512 
Lower filer frequency 133.33334 Hz 
Upper filer frequency 6855.4976 Hz 
Pre-emphasis coefficient 0.97 
 
The second stage is on-line front-end processing [91], which is included in the Sphinx 3 
decoder or the Sphinx Train. It converts the stream of cepstrum vectors into a feature 
stream. This process consists of the following steps: cepstrum mean normalisation 
(CMN), cepstrum variance normalisation (CVN), automatic gain control (AGC) for 
normalising the power component of cepstrum and feature vector generation. CMN, 
CVN and AGC are optional, but feature vector generation is compulsory. There are two 
types of mechanism to generate feature vectors for Sphinx 3; these are represented as 
ls_c_d_dd and s3_lx39. The ls_c_d_dd feature vector is computed by simply 
concatenating first and second derivatives of the cepstrum to the cepstrum vector itself, 
resulting in a 39-dimensional vector, as shown in Figure 3.3. So its layout is 1 Pow, 12 
Ceps, 1 DPow, 12 DCeps, 1 DDPow and 12 DDCeps. The s3_lx39 feature vector is 
72 
also a 39-dimensional vector, but its layout is slightly different, comprising 12 Ceps, 12 
DCeps, 1 Pow, 1 DPow, 1 DPow, 12 DDCeps.  
 
FIGURE 3.3 FIRST AND SECOND DERIVATIVES OF CEPSTRUM VECTOR [91] 
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Sphinx 3 is based on sub-phonetic acoustic models [91]. The pronunciation of each 
word is specified as a linear sequence of basic sounds, called phonemes or phones. 
There are about 50 phones in the English language. Phones are further refined into 
context-independent (CI) phones and context-dependent (CD) phones. CI phone, also 
called basephone, refers to a phone without considering any left or right phonetic 
contexts. CD phone, also called triphone, refers to a phone occurring in given left and 
right phonetic contexts. Triphone is very important, particularly in continuous speech, 
because the pronunciation of the same phone within different contexts can sound really 
different, so they should be modelled by different acoustic models. Phones also have 
four position attributes according to their position within the word, which are 
beginning, end, internal or single.  
Every phone, including both CI phone and CD phone, is modelled by a hidden Markov 
model (HMM). In Sphinx 3, either 3- or 5-state HMM is used. Each state is defined by 
a Gaussian mixture model (GMM). However, if there are 50 basephones with 4 
position attributes, the total number of states is 50^3*4*3. Obviously, this large number 
of states is not manageable and impractical to train. The HMM states for triphones are 
clustered into a much smaller number of groups. All the states mapped into the same 
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group share the same GMM model. Each of the clustered group is called senone. In 
addition, not only the states but also the state transition probability matrixes are shared. 
Normally, each basephone has one state transition probability matrix. All triphones that 
have the same parent basephone share the same transition matrix. The mapping from 
triphone states to senones and transition matrices is stored in a model definition file.  
 
FIGURE 3.4 HIDDEN MARKOV MODEL USED IN SPHINX 3 [91] 
There are two types of GMMs in Sphinx: continuous density GMM (CDGMM) and 
semi-continuous density GMM (SCDGMM). In the continuous density model, each 
senone has its own Gaussian distribution and mixture weight. In the semi-continuous 
model, all the senones share a single codebook of Gaussian distributions, but each 
senone has its own set of mixture weights. The slow version of Sphinx 3 supports both 
types of GMMs, but the fast version only supports the continuous density GMM.  
Sphinx 3 uses the conventional bigram or trigram back-off language model. The 
trigram language models consist of unigram, bigram and trigram models. Unigram is 
the probability of a single word in the language. Bigram is the conditional probability 
of word2 immediately following word1 in the language. Trigram is the condition 
probability of word3 immediately following the sequence of word1 and word2.  
The language model file is an ASCII text file. In order to speed up loading a large 
language model file into the memory, the text language model file should be compiled 
into binary form. In Sphinx 3, disk-based language model strategy is used, which 
means only reading the required portions into the memory on demand rather than the 
entire language model file. 
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The search implementation in Sphinx 3 is separated into two inter-related components: 
Gaussian mixture model (GMM) computation module and graph search module [99]. 
While searching every frame, the computation module computes all active GMMs 
marked by the graph search module. Then the graph search module makes use of the 
GMM scores to do the graph searching. This search process is shown in Figure 3.5. 
 
FIGURE 3.5 TWO STAGES OF SPHINX 3 [99] 
The separation of GMM computation and search modules are really useful, because 
various techniques can be applied to one of the modules and the speed performance can 
be improved without changing the other modules. 
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Before the search can be done, Sphinx 3 should go through the initialisation step [91]. 
Once this is done, it remains the same for the entire run. The initialisation includes the 
following stages: model initialisation, effective vocabulary, log-base initialisation, 
lexical tree construction.  
Model initialisation loads the pronunciation lexicon, acoustic and language models. 
This set of models is used to decode all the following input speech and they cannot be 
changed during the recognition process. After the models are loaded, the effective 
vocabulary is determined by comparing the pronunciation lexicon and the words in the 
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language models. The effective vocabulary includes all the words that the decoder is 
capable of recognising and they also cannot by changed during the recognising stage. 
Log-base initialisation is used for GMM likelihood computation. For the purpose of 
computational efficiency, Sphinx 3 performs all likelihood computations in the log-
domain. So all the scores reported by the decoder are log-likelihood values. The 
logarithm base can be specified by the user. It can be adjusted at the beginning of the 
recognition, so that the accumulated log-likelihood values do not overflow the range of 
32-bit integer. Initialisation of the search is further analysed in the next chapter. 
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The search routine of the speech recognition system is a very time-consuming process. 
Although the Viterbi algorithm has been used for efficiently searching the best path in 
HMM, the actual number of HMMs that need to be searched during the whole 
recognition process is huge. In order to speed-up the recognition process, various 
techniques have been adopted in Sphinx 3 [100]. They can be categorised into two 
broad types: fast GMM computation techniques and fast search techniques which are 
shown in Figure 3.6. Details of fast GMM computation techniques are explained below. 
 
FIGURE 3.6 TECHNIQUES USED FOR SPEED-UP RECOGNITION PROCESS [100] 
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The fast GMM computation techniques are only used in the fast version of the Sphinx 
3. The fast computation of GMM can be achieved at four-levels: frame-level, senone-
level, Gaussian-level and component-level. Further detail can be found at [100] 
[101][102]. 
In frame-level, the speed-up is achieved by skipping some frames without computing 
its GMM scores. If the frame has been skipped, the senone score for that frame is 
copied from the most recently computed frame. There are two techniques available: 
simple down-sampling (SDS) and vector-quantise-based down-sampling (VQDS). SDS 
simply computes frame scores only every other frame. In VQDS, a VQ codebook is 
trained from all means of GMMs, and the feature vector for every frame is quantised 
using that codebook. The frame is skipped if its feature vector is quantised to the same 
codeword as that of the previous frame.  
Senone-level techniques, also called GMM-level techniques, ignore some senones 
when evaluating each frame. The represented technique is context-independent GMM 
(CIGMM) based selection. It works as follows: firstly, all the CIGMM scores are 
computed for that frame. Secondly, a beam is applied to these scores. Thirdly, a 
decision is made as to whether the other context-dependent GMM (CDGMM) should 
EHFRPSXWHGRUQRW,IWKH&,*00¶VVFRUHLVZLWKLQWKHEHDPWKH&'*00¶VVFRUHLV
FRPSXWHG 2WKHUZLVH WKH &'*00¶V VFRUH LV EDcked-off by the corresponding 
&,*00¶VVFRUH 
In Gaussian-level techniques only a few Gaussians in GMM dominate the likelihood 
computation. Different techniques are used to decide which Gaussian is the dominant 
one. The most general techniques used are the simple vector-quantiser Gaussian 
selection (VQGS) and sub-vector quantiser Gaussian selection (SVQGS). 
Component-level techniques are very similar as Gaussian-level techniques. The 
distribution of features in a full-space can be approximated as GMM. Each component 
of the GMM can be considered as the sub-space feature distribution. In each sub-space, 
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only few Gaussians dominate the sub-space likelihood computation. So the techniques 
can be used to choose the best Gaussians in individual sub-space. The representative 
technique is SVQGS for the sub-space. 
 
0<><C<> +!,&*,#!%".*&#".)'E9#,*
 
The fast search techniques include three categories [103]: the adoption of tree lexicon, 
Viterbi pruning and histogram pruning, and phone look-ahead. The slow version of 
Sphinx 3 uses the flat lexicon, in which every word is treated independently, as shown 
in Figure 3.7. In the fast version of Sphinx 3, the tree lexicon is used, as shown in 
Figure 3.8. By using this prefix-tree structure to represent the lexicon, the sharing 
among words can be maximised, resulting in high compression of the size of the search 
space. 
 
FIGURE 3.7 FLAT LEXICON FOR SEARCH [104] 
 
FIGURE 3.8 TREE LEXICON FOR SEARCH [104] 
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Pruning is adopted in Sphinx 3 to constrain the active search space to computationally 
manageable limits. Pruning means discarding the less promising hypotheses during the 
recognition process. There are two kinds of pruning in Sphinx 3: Viterbi pruning and 
histogram pruning, also known as beam pruning and absolute pruning respectively. 
These parameters are determined empirically. 
Sphinx 3 recognises the speech in a time-synchronous manner that is one frame at a 
time. At each frame, the decoder generates a list of active HMMs to match the next 
frame of input speech according to a specific threshold value. A threshold value is 
obtained by multiplying the best state likelihood by a fixed beam width. If the state 
likelihood is below the threshold value, the HMMs are discarded from the list of active 
HMMs for the next frame. The beam width is a value between 0 and 1, which means 
keeping all HMMs in the active list and keeping only the best scoring HMMs in the 
active list respectively. Apart from specifying beam width based on the best sate score 
of the source HMM, the beam width can be based on the exit state score of the source 
HMM for determining the list of active HMMs which can transit to its successor in the 
lexical tree. In addition, beam width can also be based on the exit state scores of leaf 
HMMs in the lexical tree for determining which words are recognised at any frame 
during decoding. 
Even with beam pruning, the search space can become computationally overwhelming. 
This occurs when a large number of HMMs fall within the pruning threshold. Then the 
decoder keeps all of them as active HMMs. In practice, when the number of active 
HMMs reaches a certain limit, it becomes impractical to find the correct word among 
all possible words. Obviously, it is not necessary to evaluate all the active HMMs. In 
this case, absolute pruning is used to limit the number of active entities at any search 
point. Similar to the beam pruning, there are three types of absolute pruning available, 
one for limiting the maximum number of HMMs that can remain active at any frame, 
one for limiting the maximum number of distinct words recognised at any given frame, 
and one for laminating the maximum number of distinct word histories recorded at any 
given frame. 
Another technique used for fast search is phoneme look-ahead [105]. This technique 
uses the approximate senone score of future frames to determine whether a phone arc 
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should be extended during the search. The criteria are that the phone is active if the 
senone of a phone HMM is active in any of the future N frames. By using this 
technique, the search space can be largely refined.  
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This section presents details of how to set up a working speech recognition system 
based on Sphinx 3. The main components needed for the system are first introduced, 
and then each component is explained in detail. 
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In general, five main components are required, namely database, language model 
trainer, acoustic model trainer, speech recogniser and aligner, which are shown in 
Figure 3.9.  
In this project, AN4 [106], RM1 [107] and TIMIT [108] are used as the database. The 
CMU-Cambridge statistical language modelling toolkit [109] is used as the language 
model trainer. Sphinx Train [110] is used as the acoustic model trainer. The Sclite [111] 
is used as the aligner. These database or programs mentioned are introduced in a later 
section. 
The database shown in Figure 3.9 comprises three parts: training part, testing part and 
common part. Both the training part and the testing part include four types of files: 
speech transcript file, speech files, control file and configure file. The common part of 
the database includes the dictionary file and phone list file. Those 10 types of files are 
essential for setting up the whole speech recognition system. 
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In the transcript file, each line represents the transcript for each speech file, and in the 
control file, each line represents the name of the speech file. The same line in both 
transcript file and control file refers to the same speech file. In the configure file, all the 
configuration parameters required by the acoustic model trainer and speech recogniser 
are included. In the dictionary file, each line defines the pronunciation for one word in 
terms of a linear combination of phonemes. All the words that have been included in 
both training transcript file and testing transcript file appear in the dictionary file. The 
phone list file gives the list of phonemes used in the dictionary file. 
 
FIGURE 3.9 COMPONENTS FOR SPEECH RECOGNITION SYSTEM 
81 
As shown in Figure 3.9, both the training speech transcript file and testing speech 
transcript file in the database are used by the language model trainer to generate the 
language model. In addition, the training part and the common part of the database are 
used by the acoustic model trainer to generate the acoustic model. The generated 
language model and acoustic model, as well as the testing part and the common part of 
the database, are used as the input for the speech recogniser. 
The output from the speech recogniser is the output transcript file, in which the 
recognised transcripts for the testing speech files are included. The recognised 
transcripts are also aligned with the original transcripts to show the difference between 
them. In order to obtain detailed recognition results such as word error rate (WER), the 
percentage of three recognition errors, namely substitution, insertion and deletion, the 
output transcript file is further processed by the aligner. 
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There are three databases adopted in this project, which are AN4, RM1 and TIMIT. 
The number of speech utterances in these databases is shown in the Table 3.2. 
TABLE 3.2 THE NUMBER OF SPEECH UTTERANCES IN AN4, RM1 AND TIMIT 
Database 
Number of 
utterances for 
training 
Number of 
utterances for 
testing 
AN4 948 130 
RM1 1600 600 
TIMIT 4620 1680 
 
AN4 database [106], which stands for alphanumeric database, was recorded at Carnegie 
Mellon University (CMU) in 1991. This database contains 948 training and 130 test 
utterances. There are three formats available to download from the CMU website; these 
82 
are raw format (.raw1,67¶V Vphere format (.sph) and the mel cepstral coefficients 
format (.mfc). Both the Sphinx Train and the Sphinx 3 can only accept the mel cepstral 
coefficients format (also called cepstra). Hence it is better to download the utterances in 
mel cepstral coefficients format. 
RM1 database [107] stands for resource management database. There are 1600 
utterances for training purpose and 600 utterances for testing purpose. Sphinx Group 
only provides the mel cepstral coefficients format for downloading. This database is 
created from the speaker-independent portion of the resource management database. 
TIMIT database [108] stands for acoustic-phonetic continuous speech corpus which is 
designed for the development and evaluation of automatic speech recognition systems. 
It contains speech from 630 speakers representing 8 major dialect divisions of 
American English, each speaking 10 phonetically-rich sentences. This means there are 
6300 speech utterances in this database. Among these 6300 utterances, 4620 utterances 
are used for training purposes and the rest of 1680 utterances are adopted for testing 
purposes. 
The speech files in every database should be in the format of mel cepstral coefficients 
format (cepstra) before they can be used by the Sphinx Train and Sphinx 3. So all the 
audio files are converted into cepstra files by a tool called wave2feat, which is included 
in Sphinx Train. The audio file can be in either of the following formats: raw audio 
(.pcm), NIST Sphere (.sph) or MS Wav (.wav). The audio files in TIMIT are a Sphere-
headed speech waveform (.wav), which can be converted into cepstra files by 
wave2feat. There is a Perl script in the Sphinx Train source code called make_feats.pl, 
which can generate the folders and run the wave2feat to do the conversion 
automatically. This can be found in Appendix F. 
For both databases AN4 and RM1, all essential type of files except the training and 
testing configuration files can be downloaded from the Sphinx website and can be used 
to set up the speech recognition system directly. For the training and testing 
configuration files, they can be created from the set-up Perl scripts which are available 
from Sphinx Train and Sphinx 3 respectively after they have been installed. The details 
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can also be found from Appendix F. For database TIMIT, all of the files except the 
speech files are created either manually or by code, which can be found in Appendix B.  
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For the database AN4 and RM1 the language model has been provided by the Sphinx 
group. However, for the new-added database such as TIMIT, the Language Model 
should be generated by using a language model trainer called CMU-Cambridge 
statistical language modelling toolkit, which can be downloaded from the Sphinx group 
website [109]. The procedure for creating the language model is shown in Figure 3.10. 
 
FIGURE 3.10 PROCEDURE FOR TRAINING THE LANGUAGE MODEL 
There are five programs used in this procedure. The first four programs text2wfreq, 
wfreq2vocab, text2idngram and idngram2lm are obtained from the CMU-Cambridge 
language modelling toolkit. They are essential in creating the language model. There 
are two versions of language model generated: advanced research projects agency 
(ARPA) standard format (TIMIT.arpa) and binary format (TIMIT.binlm). The last 
program called lm3g2dmp can be found in the Sphinx 3. It is used to convert the 
ARPA-standard format into the ARPA dump binary format. 
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The TIMIT.all consists of both the training transcripts file and the testing transcripts file 
but excludes the beginning-of-sentence symbol <s> , the end-of-sentence symbol </s>  
and the utterance name. TIMIT.wfreq, TIMIT.vocab and TIMIT.idngram are the 
intermediate files. Further details can be found in the Toolkit documentation. TIMIT.ccs 
LVDFRQWH[WFXHILOHZKLFKFRQWDLQVWKHOLVWRIZRUGVWKDWDUHWREHFRQVLGHUHG³FRQWH[W
FXHV´ ,Q WKLV SURMHFW WKH ILOH LQFOXGHV RQO\ WKH <s>  and </s>  symbols. The whole 
procedure can be carried out by the bashed script included in Appendix F. 
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This part is used to generate the acoustic models which are required by Sphinx 3. 
Although there are some acoustic models in the CMU Sphinx open source models 
website [112], it is better to use the acoustic models generated according to the specific 
database. Because acoustic models in [112] are all trained from a very large database 
and provided for general recognition purposes, they reduce either the accuracy or the 
speed of the recognition system. 
Sphinx Train is used as the acoustic model trainer and can be downloaded from the 
Sourceforge CMU Sphinx website [110]. The set-up procedure is presented in 
Appendix F. 
The Perl script setup_tutorial.pl in the Sphinx Train copies all the required executable 
libraries files and scripts files into the database folder. Under each database folder there 
are three sub-folders after extraction, which are etc folder, wav folder and feat folder. 
All the components required by Sphinx Train, except for the speech utterances, are 
located in the etc folder. The wav folder and feat folder contain the original audio files 
and the cepstra files respectively. 
After running the setup_tutorial.pl script, the training configuration file is copied into 
the etc folder. In addition, another five folders (bin, scripts_pl, model_architecture, 
model_parameters and logdir) are created under the corresponding database directory. 
The bin directory includes all Sphinx Train executable and scripts_pl folder includes all 
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the Perl scripts which are used for training the models automatically. The folders 
model_architecture and model_parameters are used to contain the outputs from Sphinx 
Train. The logdir folder is used to contain the log files during the training process. 
Most of the default parameters in the training configure file are used for training the 
acoustic model. The most important parameters are shown in Table 3.3 [113]. Even 
small changes made to these parameters can result in large changes in the accuracy and 
speed of the recognition system. 
TABLE 3.3 MAIN PARAMETERS AFFECTING THE OUTPUT OF SPHINX TRAIN [113] 
Variable name Description 
$CFG_BASE_DIR Specify the directory of database 
$CFG_DB_NAME Specify the name of database 
$CFG_HMM_TYPE Specify the type of acoustic model to be trained: 
.cont for Sphinx3, .semi for Sphinx2 
$CFG_STATESPERHMM Specify the number of state per HMM 
$CFG_SKIPSTATE Specify the topology of the HMM 
$CFG_N_TIED_STATES Specify the total number of tied states 
$CFG_INITIAL_NUM_DENSITIES Specify the minimum number of Gaussians 
included in the HMM states 
$CFG_FINAL_NUM_DENSITIES Specify the maximum number of Gaussians 
included in the HMM states 
 
The procedure for training the acoustic model includes: verifying training files, training 
context independent models for forced alignment, force-aligning transcripts, vector 
quantisation, training context independent models, training context dependent models, 
building trees, training context dependent models, deleted interpolation and converting 
to Sphinx 2 format models. These steps can be carried out by the Perl script in Sphinx 
Train. In order to train different acoustic models, firstly a new copy of configure file is 
produced, and then the training is performed by the bash scripts included in Appendix 
F. 
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The Sphinx 3 is used as the speech recogniser, and its source code can be downloaded 
from the same websites as Sphinx Train [103]. There is also a Perl script called 
setup_tutorial.pl in the Sphinx 3 for copying all required executable, libraries files and 
the scripts files into the database folder. This script also copies the testing configuration 
file into the etc folder. Table 3.4 shows the main parameters in the testing configuration 
file which can influence the accuracy and speed of Sphinx 3 [113]. The values of these 
parameters should be set properly before recognising the test speech.  
TABLE 3.4 MAIN PARAMETERS AFFECTING THE OUTPUT OF SPHINX 3 [113] 
Variable name Description 
$DEC_CFG_BASE_DIR Specify the directory of database 
$DEC_CFG_DB_NAME Specify the name of database 
$DEC_CFG_SENONES Specify the number of Senones  
$DEC_CFG_GAUSSIANS Specify the number of Gaussians included in 
HMM used by the decoder 
$DEC_CFG_MDEF Specify the name of model definition file 
$DEC_CFG_MODEL_NAME Specify the name of acoustic model 
$DEC_CFG_LANGUAGEMODEL Specify the name of the language model 
$DEC_CFG_LANGUAGEWEIGHT Specify the language weight 
$DEC_CFG_BEAMWIDTH Specify the main pruning beam for triphones 
$DEC_CFG_WORDBEAM Specify the pruning beam for word 
$DEC_CFG_ALIGN 
Specify the path to the program that performs 
word aligner, builtin for using the Sphinx3-0.6's 
own aligner 
 
The default procedure for recognition is to run the Perl script called slave.pl included in 
Sphinx 3. With different parameters, the testing configuration file is modified, and then 
the same Perl script is implemented. After analysis of the Perl script, it is possible to 
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run the speech recogniser directly from the command line by bash script. Further details 
are included in Appendix F. 
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If only a few sentences are recognised by Sphinx 3, it is possible to compare the result 
transcripts with the testing transcripts manually to find out whether the results are 
correct or not. However, when the number of recognition results is large, the accuracy 
of the Sphinx 3 should be analysed by some other tools. The Sphinx 3 provides a 
simple built-in aligner, which can only compute the sentence error rate (SER). The 
recogniser uses this aligner by default.  
A word alignment program is needed to produce further details about the accuracy of 
the recogniser, such as word error rate (WER). There is a popular and free tool called 
Sclite which is available from the NIST tools page [111]. The installation of this tool 
can be found in Appendix F. In order to use it, one parameter in the testing 
configuration file called $DEC_CFG_ALIGN is changed from builtin by default to the 
path to the Sclite executable, such as ${HOME}/opt/sctk-2.22/bin/sclite. 
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The speech recognition performance in terms of accuracy and speed for the Sphinx 3 
speech recognition system is not only dependent on the type of speech to be recognised, 
but also on the configuration parameters chosen. The goal of this part is to find the set 
of the parameters which can achieve the best speech recognition performance in terms 
of accuracy for a specific database. This is an essential step to configure the Sphinx 3 
recognition system so that the speech recogniser can be more dedicated to specific 
recognition tasks. 
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There are more than 240 such parameters provided as command-line options in the 
Sphinx 3 recognition system [89], which are categorised into several groups: 
parameters for specifying input and output data, parameters for optional configuration 
and performance tuning, and those used for debugging purposes. In the following 
paragraph, the most important ones related to our work are introduced. 
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A large number of parameters provide considerable flexibility to the user in specifying 
the operations carried out by Sphinx 3, but, such an extensive number of alternatives 
can be confusing. Fortunately, the designers of Sphinx 3 have provided suitable default 
values for many of the parameters, making good quality recognition possible by 
specifying only the input and output files. The parameters that must be provided for 
invoking Sphinx 3 are listed in Table 3.5. 
 
0<?<=<> -#%+(%1!)"#*%#$!&#3*"()+'89%!&'()*-!%!1#&#%,*
 
The most important parameters for acoustic models are the number of senones and the 
number of Gaussians in the Gaussian Mixture model (GMM). Both have a significant 
influence on the recognition accuracy and speed. Generally, the larger the number of 
senones and Gaussians the better the recognition results, but the longer the calculation 
time is. However, if the number of speech samples used is not sufficient to train all of 
the Gaussians for each senone, then increasing the number of senones and Gaussians 
can result in worse performance. The remaining performance tuning parameters are 
listed in Table 3.6. 
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TABLE 3.5 ESSENTIAL PARAMETERS FOR INVOKING SPHINX 3 
Parameter Description 
-dict, -fdict Pronunciation dictionary 
-senmgau Type of acoustic models 
-mdef,               
-mean, -var,        
-mixw, -tmat 
Acoustic models including definition file, mean file, variation 
file, mixture weight file and transition matrix file 
-lw Language models  
-feat, -cepext,     
-cepdir 
Type of speech features, file name extension, file directory 
-ctl, -ctloffset    
-ctlcount 
File including the list of speech to be recognised, offset of the 
list, number of the speech files 
-hyp Recognition results output file 
-logfn Recognition log information output file 
 
TABLE 3.6 PERFORMANCE TUNING PARAMETERS FOR SPHINX 3 
Parameter Description 
-lw Language model weight for combining acoustic probability and 
language model probability 
-wip Word insertion penalty for computing language model 
probability 
-beam Beam selecting active HMMs in each frame  
-pbeam Beam selecting HMMs transitioning to successors in each frame  
-wbeam Beam selecting word-final HMMs exiting in each frame 
-maxhmmpf Maximum number of active HMMs to maintain at each frame 
-maxwpf Maximum number of distinct word exits to maintain at each 
frame 
-maxhistpf Maximum number of histories to maintain at each frame 
-ci_pbeam Beam selecting CD senone corresponding to its CI senone 
-max_cdsenpf The maximum number of distinct CD senones are computed 
-ds Ratio of Down-sampling the frame computation 
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The first two parameters, lw and wip, have an important influence on the recognition 
accuracy by defining how the language model is adopted for recognition. The following 
six parameters, namely beam, pbeam, wbeam, maxhmmpf, maxwpf and maxhistpf, can 
be divided into two types: the first three are used for beam pruning and the remaining 
three are the absolute beam parameters. Both types of pruning are used to constrain the 
large active search space to within computationally manageable limits in order to 
enable sufficiently short recognition times under practical circumstances. In beam 
pruning, the less likely HMMs relative to the best HMM are discarded or deactivated, 
whereas in absolute pruning the total number of active HMMs, words, or histories, are 
limited to a specific number at any time instant. The remaining three parameters, 
ci_pbeam, max_cdsenpf and ds, are used to accelerate the GMM computations by 
controlling the time required for the computation of the likelihood Gaussian 
distribution and so potentially reduce the total recognition time. In order to make the 
calculations suitable for the embedded system, an alternative method to speed up the 
GMM computations is presented in Chapter 4. 
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The most important parameters related to the recognition accuracy are the number of 
senones, the number of Gaussians, language weight and word insert penalty. For the 
number of senones and the number of Gaussians, it is generally considered that the 
more they are, the better the acoustic models have been trained, resulting in better 
recognition accuracy. In practice, it is not always achievable, as the larger the number 
of senones and Gaussians, the more the training data are needed. Consequently, for 
most realistic applications, a compromise must be made that achieves acceptable 
performance while not requiring a large number of senones and Gaussians. 
For the language weight and word insert penalty, there are no rules to derive values that 
can results in improved recognition accuracy, and they need to be decided empirically. 
This may vary a lot for a specific speech database or even for acoustic models of the 
same database. 
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In the following sections, the experimental set-up is first introduced, then the results are 
analysed to find out how the recognition results are affected by changing the 
parameters. Finally, the most suitable set of parameters for specific speech databases is 
obtained. 
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The number of senones (sen) can be chosen from the values 600 800 1000 1200 1400 
for AN4 and RM1, and 500, 1000, 1500, 2000, 2500, 3000 for database TIMIT. There 
are several reasons for setting numbers of senones to the above values. Firstly, the 
default number of senones for both AN4 and RM1 is 1000. Secondly, the default value 
is not necessarily the most suitable values, so both the smaller values and larger values 
are included in the experiments. Finally, the size of TIMIT is much larger than that of 
AN4 and RM1 as described in the previous chapter. So it requires a larger number of 
senones. The wider range of values is used so that the most appropriate values for 
TIMIT can be found. 
The number of Gaussians (gau) can be chosen from 1, 2, 4, 8 for all databases and the 
language weight (lw) can be chosen from 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 and 20, 
also for all databases. The language weights are the normal values which can be chosen 
according to the documentation for Sphinx 3. The word insert penalty (wip) can be 
chosen from 0.2, 0.3, 0.4, 0.5, 0.6 and 0.7 for all databases according to the Sphinx 3 
document. 
The experiments are performed in the following manner: 
1) The experiments for each database are performed separately. 
2) For each database, the experiments are divided into groups according to the 
number of senones. 
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3) For each group, the experiments are further divided into sub-groups according 
to the number of Gaussians. 
4) For each sub-group, the experiments are performed with different combinations 
of the language model weight and the word insert penalty. 
The total number of acoustic models to be trained for each database is 20 for AN4 and 
RM1 (four alternative Gaussians and five alternative senones), 24 for TIMIT. As 11 
language weights and 6 word insert penalty values are available, the total number of 
speech recognition experiments for each database is 1320 for AN4 and RM1, 1584 for 
TIMIT. Depending on the size of the database, the time needed to train one acoustic 
model and to perform one speech recognition experiment may vary from a few minutes 
to several hours. As it is time consuming to collect and collate so many results, a set of 
scripts has been developed to automate the process, which can be found in Appendix F. 
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The first investigation is carried out on the smallest database AN4 in order to establish 
an initial assessment of the experimental procedure. By analysing the results for AN4, 
the sets of experiments for database RM1 and TIMIT are more objective. The results of 
RM1 and TIMIT are used to further confirm how the parameters could affect the 
recognition results. 
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The first group of results shows the word error rate (WER) for AN4 with default 1000 
senones in Sphinx. The results obtained when varying the language weight and word 
insert penalty for 1, 2, 4 and 8 Gaussians are shown in Figures 3.11 to 3.14. 
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FIGURE 3.11 WER FOR AN4 WITH 1000 SENONES AND 1 GAUSSIAN 
 
FIGURE 3.12 WER FOR AN4 WITH 1000 SENONES AND 2 GAUSSIANS 
 
FIGURE 3.13 WER FOR AN4 WITH 1000 SENONES AND 4 GAUSSIANS 
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FIGURE 3.14 WER FOR AN4 WITH 1000 SENONES AND 8 GAUSSIANS 
It is clear that the WER of the recognition is mainly affected by the number of 
Gaussians. The results reveal that the recognition accuracy improves as the number of 
Gaussians is increased from 1 to 4, but the performance worsens when the number of 
Gaussian is further increased to 8. It is as if there are insufficient training data available 
for training the acoustic model with 8 Gaussians. 
From the figures, it also appears that that language weight has a greater influence on the 
WER compared to word insert penalty for a specific number of Gaussians. Moreover, 
there is no clear correlation between recognition performance and language weight, so 
it is not possible to establish a general principle regarding the right value that should be 
used, and a suitable value would need to be determined empirically. 
The default value of 0.7 set in Sphinx 3 for word insert penalty can normally be used 
when finding the best language weight. Once the best language weights have been 
found, the WER can be further improved slightly by tuning the word insert penalty. The 
best word insert penalty is also determined empirically. 
The lowest WER for AN4 with particular number of Gaussians is shown in Table 3.7. 
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TABLE 3.7 LOWEST WER FOR RECOGNISING AN4 
WER Number of 
Gaussians 
Language 
weight 
Word insert 
penalty 
19.0% 1 15 0.5 
15.1% 2 14 0.6 
13.8% 4 15 0.7 
15.5% 8 16 0.4 
 
The results with 600, 800, 1200 and 1400 senones for AN4 are shown in Figures 3.15 
to 3.18. The results confirm that the number of Gaussians have the most significant 
influence on the WER for a given number of senones. The group of results with 600 
senones and 800 senones show that the greater the number of Gaussians the better the 
recognition accuracy is, which means the training data are sufficient for training the 
acoustic model with 8 Gaussians when the number of senones are 600 and 800. If only 
the results with 1 Gaussian and 2 Gaussian are considered, then all groups of results 
show that the more Gaussians used the better the recognition accuracy is. 
For the group of results with 1200 senones and 1400 senones little change to the WER 
is achieved with four Gaussians rather than two, and using eight Gaussians the WER is 
worse. This is likely to be because the training data are not sufficient to train the 
acoustic models with 8 Gaussians and this number of senones. 
The results in Figures 3.15 to 3.18 also confirm that the language weight has much 
more influence on the WER compared to the word insert penalty for a given number of 
Gaussians and senones. Of the parameters considered, the language weight should be 
considered first when attempting to optimise the recognition accuracy. Moreover, the 
word insert penalty needs to be tuned only to achieve a more optimal WER. 
Following tuning of the language weight and the word insert penalty, the lowest WER 
for AN4 can be found for different numbers of senones and Gaussians, and these are 
shown in Figure 3.19. 
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(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 3.15 WER FOR AN4 WITH 600 SENONES 
  
(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 3.16 WER FOR AN4 WITH 800 SENONES 
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(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 3.17 WER FOR AN4 WITH 1200 SENONES 
  
(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 3.18 WER FOR AN4 WITH 1400 SENONES 
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FIGURE 3.19 LOWEST WER FOR RECOGNISING AN4 
The optimal set of language weights and word insert penalties that give the smallest 
WER for different numbers of senones and Gaussians are shown in Table 3.8. 
TABLE 3.8 LANGUAGE WEIGHT AND WORD INSERT PENALTY FOR AN4 THAT GIVE THE LOWEST 
WER 
 
gau=1 gau=2 gau=4 gau=8 
lw wip lw wip lw wip lw wip 
sen=600 15 0.7 12 0.6 15 0.7 18 0.5 
sen=800 17 0.5 12 0.7 16 0.2 16 0.7 
sen=1000 15 0.5 14 0.6 15 0.7 16 0.4 
sen=1200 13 0.5 15 0.7 12 0.6 11 0.5 
sen=1400 16 0.5 15 0.3 15 0.5 17 0.4 
 
Table 3.9 shows the lowest five WERs obtained for AN4 as well as the correspondent 
parameters which produced these results. 
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TABLE 3.9 THE LOWEST FIVE WERS ACHIEVED FOR AN4 
WER 
Parameters used for recognition 
Number of 
senones 
Number of 
Gaussians 
Language 
weight 
Word insert 
penalty 
13.3% 600 4 15 0.7 
13.6% 600 8 18 0.5 
13.8% 1000 4 15 0.7 
14.2% 600 2 12 0.6 
14.1% 800 8 16 0.7 
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From the analysis of the results for AN4, it is seen that the word insert penalty has little 
influence on the WER, and the number of experiments performed on the database RM1 
is reduced accordingly. 
As in the AN4, the first experiments are carried out in groups according to the number 
of senones, then each group of tests is divided into sub-groups according to the number 
of Gaussians. Moreover, following this the word insert penalty is fixed at the default 
value of 0.7 and only the language weight is modified. 
For each groups of 600, 800, 1000, 1200 and 1400 senones, the number of Gaussians is 
chosen from 1, 2, 4 and 8. For all combinations of different numbers of senones and 
Gaussians, the language weight is varied in steps of unity between 10 and 20. The total 
number of recognitions performed is 220. The recognition results for RM1 are shown in 
Figures 3.20 to 3.24. 
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FIGURE 3.20 WER FOR RM1 WITH 600 SENONES 
 
FIGURE 3.21 WER FOR RM1 WITH 800 SENONES 
 
FIGURE 3.22 WER FOR RM1 WITH 1000 SENONES 
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FIGURE 3.23 WER FOR RM1 WITH 1200 SENONES 
 
FIGURE 3.24 WER FOR RM1 WITH 1400 SENONES 
It is clear from Figures 3.20 to 3.24 that the WER is mainly affected by the number of 
Gaussians for a fixed number of senones. As for the AN4 database, the results further 
confirm that as the number of Gaussians is increased from one to four, the recognition 
performance improves independently of the number of senones. Again, for eight 
Gaussians, the training data are insufficient for the larger number of senones, lowering 
the WER. 
By comparing the results for the two databases, it is apparent that the influence of the 
language weight is more significant for AN4 than RM1 on the WER. Consequently, it 
is probably a worthwhile exercise to assess the effect of the different language weights 
on recognition performance.  
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By fine tuning the language weight, the lowest WER for RM1 can be found for 
different numbers of senones and Gaussians, and these are shown in Figure 3.25. The 
optimal language weight that achieves the lowest WER for different numbers of 
senones and Gaussians are also labelled in Figure 3.25.  
 
FIGURE 3.25 LOWEST WER OBTAINED FOR RM1 
From Figure 3.25, we can find out that the lowest five WERs achieved for RM1 as well 
as the correspondent parameters which are used to produce the results. They are shown 
in Table 3.10. 
TABLE 3.10 THE LOWEST FIVE WERS ACHIEVED FOR RM1 
WER 
Parameters used for recognition 
Number of 
senones 
Number of 
Gaussians 
Language 
weight 
5.8% 600 8 10 
6.0% 800 8 15 
6.1% 600 4 14 
6.2% 1000 4 12 
6.2% 1200 4 14 
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Similar to the RM1 database, the word insert penalty for the TIMIT database is 
maintained at the default value of 0.7. This further reduces the total number of 
experiments needed to be performed for TIMIT. As the TIMIT database is considerably 
larger than AN4 or RM1, larger numbers of senones are likely to be more appropriate 
and values of 500, 1000, 1500, 2000, 2500 and 3000 are used. The total number of 
recognition experiments performed is 264. 
The recognition results for TIMIT are shown in Figure 3.26. The results also confirmed 
that the larger number of Gaussians give a lower WER. When the number of senones is 
smaller than 1500, the number of Gaussians has more influences on the WER. When 
the number of senones is larger than 2000, the WER is little affected while the number 
Gaussians is changed from 2 to 8. When the number of Gaussians is fixed to 8, the 
WER is reduced while the number of senones is increased from 500 to 1500, but 
increased while the number of senones is further increased from 2000 to 3000. 
The lowest WER that can be achieved for TIMIT for different numbers of senones and 
Gaussians is shown in Figure 3.27. The optimal language weights that achieve the 
lowest WER for different numbers of senones and Gaussians are also labelled in Figure 
3.27. 
From Figure 3.27, the lowest five WERs achieved for TIMIT as well as the 
corresponding parameters which are used to produce the results are shown in Table 
3.11. 
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(A) 500 SENONES    (B) 1000 SENONES 
  
(C) 1500 SENONES    (D) 2000 SENONES 
  
(E) 2500 SENONES    (F) 3000 SENONES 
FIGURE 3.26 WER FOR TIMIT 
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FIGURE 3.27 LOWEST WER OBTAINED FOR TIMIT 
TABLE 3.11 THE LOWEST FIVE WERS ACHIEVED FOR TIMIT 
WER 
Parameters used for recognition 
Number of 
senones 
Number of 
Gaussians 
Language 
weight 
15.3 % 1500 8 11 
15.5% 1500 8 12 
15.5% 1000 8 11 
15.6% 1500 8 10 
15.6% 1000 8 10 
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From the optimisation, the top five best sets of parameters which give the lowest WER 
for database AN4, RM1 and TIMIT have been identified in Table 3.9 to 3-11 
respectively. These optimal parameters are used in the next chapter for generating the 
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profile information for the source code and verifying whether the modified versions of 
the recogniser maintain the same performance.  
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In this chapter, the different version of the Sphinx speech recogniser, Sphinx 1, Sphinx 
2, Sphinx 3, Sphinx 4 and Pocket Sphinx, have been introduced and compared. The 
most suitable recogniser, Sphinx 3, has been chosen as the decoder for this project. 
The background information about Sphinx 3 has also been covered in the second 
section of the chapter, including available executable, front-end processing, acoustic 
model and language model, search structure, search initialisation and speed-up 
techniques. Although this information is not directly related to the set-up of the speech 
recognition system, it should be helpful when Sphinx 3 is analysed in further detail in 
the next chapter. 
The instructions for setting up a working speech recognition system based on Sphinx 3 
have also been presented. It consists of five main components: database preparation, 
language model training, acoustic model training, speech recognition and recognition 
result generation. The bash scripts have been developed to install all these components. 
Three databases AN4, RM1 and TIMIT have been used to set up the recognition system 
to represent the different recognition tasks with different vocabulary sizes. 
The instructions for optimizing the speech recognition system for the best performance 
in terms of accuracy have also been introduced in this chapter. Firstly, the most 
important configuration parameters for Sphinx 3 are introduced and categorised into 
two categories, namely the input and output files-related parameters and performance -
related parameters. Then four most important parameters, the number of senones, the 
number of Gaussians, language weight and word insert penalty, have been investigated 
to achieve the best recognition performance for the AN4, RM1 and TIMIT databases. 
Another set of bash scripts have been developed to perform the time-consuming 
optimisation process.  
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From the experimental results, the sets of parameters that produce the best performance 
in terms of accuracy have been found for each database. These parameters are different 
for different recognition tasks and need to be determined empirically, but are now 
available for use in later experiments presented in this thesis. 
In the next chapter, the Sphinx 3 speech recognition system is profiled to find the most 
time-consuming function in Sphinx 3. This most time-consuming function is then 
further analysed and modified to make it more suitable for implementation in the 
embedded system. 
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After the speech recognition system has been successfully set up and the configuration 
parameters have been optimised in the previous chapter, the main focus of this chapter 
is to identify the most time-consuming function in the source code, analyse the source 
code, develop a new version of the recogniser that is suitable for an embedded system, 
verify the new version of the recogniser, and separate the most time-consuming 
function from the original source code. These objectives are presented in five sections 
in this chapter. 
The first section is the source code profiling, aiming to find the most time-consuming 
function. The speech recogniser is recompiled to produce the profile information, 
which can be further analysed by the profiler GNU gprof [114]. Two types of output 
from gprof are analysed, namely flat profile result, from which the most time-
consuming function is located, and call graph result, from which how the most time-
consuming function to be called is presented. 
The second section is the source code analysis, aiming to understand how the most 
time-consuming part of the code is working. Three types of analysis are performed: 
input files analysis, data structure analysis and function analysis. The first two types of 
analysis are important to understand how the data are processed and how they are 
passed around the functions. The third type of analysis mainly follows the call graph 
generated from source code profiling. The sources codes, which are related to the most 
time-consuming function, are located and analysed directly. The debugger tool GNU 
gdb [115] is also used in the analysis and make it possible to debug the source code 
when it is running, so aiding the tracing of the execution. 
The third section is the source code modification, aiming to develop a new version of 
code for the most time-consuming functions that are suitable for implementing in the 
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hardware. The original version of the code is doing the floating point calculation on the 
float-point data, which are very time-consuming for the embedded implementation. A 
new scaled integer version of this implementation has been introduced. This is covered 
in three parts: the new data structure to hold the integer data, scaling up of the input 
data, and the integer calculation of the most time-consuming function. 
The fourth section is the source code verification, aiming to verify the newly developed 
code to achieve similar recognition results to the original floating version. Extensively 
experiments are set up to obtain the most appropriate scaling number. 
The last section is the source code separation, aiming to separate the most time-
consuming part of the codes from the original code. This is because our main focus is 
based on this part. So only this part of the code rather than the whole speech 
recognition code is implemented in the embedded system. The different versions are 
also implemented in different platforms to look for any improvements in terms of 
speed. 
 
?<= ,(9%"#*"(3#*-%(+'$')8*
 
This section concentrates on profiling the execution of the Sphinx 3 code. The main 
purpose of this activity is to determine those functions in the source code that take the 
longest time to execute. 
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The GNU gprof [114] is used to analyse the source code in this project. Gprof is a 
profiler that can help us to look inside the source code and find out what percentage of 
time is used by each function and which functions are called by which other functions. 
The profiling information is especially useful when the source code is too large or too 
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complex to analyse by reading the source code. Sphinx3-0.6 includes more than 120 
source code files in C language. In addition, most of this source code includes several 
hundred lines. It is virtually impossible for one to understand the source code by 
reading them line by line. However, the profiling information can give a clear overview 
about the structure of the source code. The gprof profiler collects the information 
during the actual execution of the program, so only the information about the functions 
that have been called is produced. Other unused parts of the source code are not 
profiled. 
In order to get the profiling information, there are three essential steps: Firstly, adding 
WKH³-pg´IODJWRWKHFRPSLOHUZKLOHFRPSLOLQJDQGOLQNLQg the source code; secondly, 
executing the program as normal to generate the profile information file; and finally, 
running the profiler gprof to analyse the profile information file to get the two parts of 
results. These parts are the flat profile, showing the percentage of calculation time 
taken by each function, and the call graph, showing the relationships between parent 
functions and children functions. This new speech recognition system for profiling 
source code is shown in Figure 4.1. 
 
FIGURE 4.1 COMPONENTS FOR SPEECH RECOGNITION SYSTEM FOR PROFILING SOURCE CODE 
The latter two steps are very easy, while the first step is very complicated when the 
source code is very large. The source code for Sphinx 3 is distributed in several folders; 
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each of them includes some related source code, which can incorporate with each other 
to fulfil a particular task. There is a Makefile in each folder, which gives the 
LQVWUXFWLRQVIRUFRPSLOLQJWKHVRXUFHFRGH7KH³-pg´IODJVKRXOGEHDGGHGWRHDFKRI
the Makefile to make sure the entire source code is compiled correctly. Actually all of 
the Makefile is generated by the conFigure command, which is run before the make 
FRPPDQG6RRQHFDQDGG WKH³-pg´ IODJ LQ WKHconFigure.in file which includes the 
initial information for conFigure. 
Theoretically, this compiles and links DOORI WKHVRXUFHFRGHZLWKWKHDGGLWLRQDO³-pg´
flag. One can then continue the second and third steps to generate the profiling 
information. However, the fact is that although one can get the profile data file when 
re-running the Sphinx3_decode, but unable to get any results from analysing the profile 
data file by gprof. It is obvious that the source code is not correctly compiled with the 
³-pg´IODJ 
Because the Sphinx 3 source code can be compiled under a number of platforms, the 
original Makefile DSSHDUYHU\ FRPSOLFDWHG ,QRUGHU WR DGG³-pg´ IODJV IRU FRPSLOLQJ
each source code, a simpler version of Makefile is produced to compile the Sphinx 3 
source code. In order to make the compilation process simple, a simple Perl script is 
designed to copy all of the Sphinx 3 source code into two folders: src folder for the C 
codes and include folder for the include files. This recompilation process can be found 
in Appendix F. 
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For each database, the flat profile results for the recognition parameters that produced 
the lowest five WERs are produced and analysed. Then the flat profiling results with 
optimal set of language weight and word insert penalty for different number of senones 
and Gaussians are presented and analysed. 
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Before analysing the flat profiling results, it is necessary to understand what is included 
in the flat profiling results file. An example is shown in Figure 4.2, which is for 
recognising AN4 with the best set of parameters (sen=600, gau=4, lw=15, wip=0.7). In 
flat profile results, there are about 273 functions that have been identified in Sphinx 3. 
In Figure 4.2, there are seven fields of information for each entry in the flat profiling 
file [114]. The last field is the name of the function. The rest of the fields are the 
information for that function. The first field is the percentage of the total running time 
of the program used by the function, and the second is the running total of the number 
of seconds taken by this function and those listed above it. The third file is the number 
of seconds taken by the function. The fourth field is the number of times this function is 
invoked. The fifth field shows the average number of milliseconds spent in this 
function per call. Finally, the sixth field shows the average number of milliseconds 
spent in this function and its descendants per call. 
 
FIGURE 4.2 EXAMPLE OF FLAT PROFILE RESULTS FOR RECOGNISING AN4  
Of the 15 most time-consuming functions listed in Figure 4.2 and in order of the most 
time-consuming, the first five are mgau_eval, lextree_hmm_eval, hmm_vit_eval_3st, 
logs3_add and vithist_rescore. By itself, in this example, the function mgau_eval 
consumes about 49% of the recognition time. Clearly, further results are needed to 
confirm the relative execution times of these functions. 
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The flat profiling results for recognising AN4 are obtained from the experiments using 
the sets of parameters shown in Table 3.9, and the percentage of recognition time spent 
in each of the five most time-consuming functions is shown in Figures 4.3 to 4.7. 
It can be seen that although the percentage of the total recognition time consumed 
varied from 30% to 63%, the function mgau_eval is consistently the most time-
consuming function regardless of the parameters used in the recognition experiments. 
The most time-consuming function mgau_eval is used to calculate the senone score 
between each frame of input speech and each senone in the acoustic model. Further 
details about this function can be found in Section 4.2.3. 
The number of Gaussians used for recognition has a substantial influence on the 
relative recognition time consumed by mgau_eval. The percentage times taken by 
mgau_eval are similar in Figures 4.3 and 4.5, and the results are obtained using four 
Gaussians but a different number of senones). For eight Gaussians, Figures 4.4 and 4.7 
also show a similar percentage time consumed by mgau_eval. For this database, it is 
apparent that the larger the number of Gaussians, the greater the proportion of 
recognition time taken by mgau_eval. 
In addition to mgau_eval, two other functions, lextree_hmm_eval and 
hmm_vit_eval_3st, appeared in all the figures. Moreover, function logs3_add is present 
in all figures except Figure 4.6, in which the number of Gaussians is 2. When these four 
functions are considered together, the total amount of time they consume is in the range 
50% to 83% depending on the parameter values used for recognition.  
The results shown in Figure 4.8 use the parameters determined from Table 3.8. It is 
shown that the percentage of time consumed by mgau_eval is highly dependent on the 
number of Gaussians, but less affected by the number of senones. Figure 4.8 also shows 
that, for a given number of Gaussians, as the number of senones is increased, the 
percentage recognition time consumed by mgau_eval is generally increased. 
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FIGURE 4.3 PERCENTAGE OF EXECUTION TIME FOR AN4 WITH 600 SENONES, 4 GAUSSIANS, 
LANGUAGE WEIGHT 15 AND WORD INSERT PENALTY 0.7 
  
FIGURE 4.4 PERCENTAGE OF EXECUTION 
TIME FOR AN4 WITH 600 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 18 AND 
WORD INSERT PENALTY 0.5 
FIGURE 4.5 PERCENTAGE OF EXECUTION 
TIME FOR AN4 WITH 1000 SENONES, 4 
GAUSSIANS, LANGUAGE WEIGHT 15 AND 
WORD INSERT PENALTY 0.7 
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FIGURE 4.6 PERCENTAGE OF EXECUTION 
TIME FOR AN4 WITH 600 SENONES, 2 
GAUSSIANS, LANGUAGE WEIGHT 12 AND 
WORD INSERT PENALTY 0.6 
FIGURE 4.7 PERCENTAGE OF EXECUTION 
TIME FOR AN4 WITH 800 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 16 AND 
WORD INSERT PENALTY 0.7 
 
FIGURE 4.8 PERCENTAGE OF EXECUTION TIME TAKEN BY MGAU_EVAL FOR AN4 USING THE 
LANGUAGE WEIGHT AND WORD INSERT PENALTY GIVING THE LOWEST WER 
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After recognising RM1 with the parameters shown in Table 3.10, the percentages of 
recognition time incurred by the five functions that take the longest execution time are 
shown in Figures C.2 to C.6. The percentage of recognition time consumed by 
mgau_eval for a range of numbers of senones and Gaussians is shown in Figure C.1. 
These figures confirm that the most time-consuming function during the recognition is 
mgau_eval. The percentage of recognition time taken by function mgau_eval is in the 
range 29% to 44%. Compared to the correspondent results for AN4, the percentage of 
time consumed by mgau_eval is reduced. This is because that the vocabulary size in 
RM1 is larger than that in AN4. More time is needed for searching the graph to produce 
outputs. 
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After recognising TIMIT with the parameters shown in Table 3.11, the percentages of 
recognition time incurred by the five functions that take the longest execution time are 
shown in Figures C.8 to C.12. The percentage of recognition time consumed by 
mgau_eval for a range of numbers of senones Gaussians are shown in Figure C.7. 
These figures also confirm that the most time-consuming function during the 
recognition is mgau_eval. The percentage of recognition time taken by function 
mgau_eval is in the range 26% to 37%. Compared to the corresponding results for AN4 
and RM1, the percentage of time consumed by mgau_eval is further reduced. This is 
because the vocabulary size in TIMIT is larger than that in AN4 and RM1. More time 
is needed for searching the graph to produce outputs. 
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It is confirmed that mgau_eval is the most time-consuming function for all databases. 
Moreover, when the number of senones is fixed, a larger number of Gaussians results in 
a higher percentage of time being consumed by mgau_eval. Also; for a given number 
of Gaussians, the larger the number of senones then the more time is consumed by 
mgau_eval. For larger database, the percentage of time consumed by mgau_eval is 
reduced but still occupies a significant amount of time. 
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After identifying mgau_eval as the most time-consuming function from the flat profile 
results, the call graph result can be used to show the calling route for mgau_eval. It is 
important to get such a call graph. This is because it can be used for guiding the source 
code analysis of mgau_eval, which can give details about how mgau_eval is called, 
what data are required for mgau_eval, how these data are passed to mgau_eval, and 
whether mgau_eval can be separated from the rest of the codes independently. All this 
information is essential for accelerating mgau_eval both in software and hardware, 
which is further discussed in Section 4.3 and Chapter 5. 
The call graph results for Sphinx 3, when run using different parameters or databases, 
involved the same functions but changed in terms of the number of calls made and the 
position of the entry. As the main sequence of function call leading to the execution of 
any given function is similar between results obtained for different parameters, so a 
detailed analysis of the entire call graph is not necessary in this work. 
A brief explanation of the entries in the call graph results is now produced, and an 
example is shown in Figure 4.9. Each entry in the call graph consists of a number of 
rows [114], where each indicated by an index number in the first field is the function 
under analysis. The rows above the function are its parent functions (those that call the 
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function under investigation), and those listed below are the child functions which are 
FDOOHGE\WKHFXUUHQWIXQFWLRQ,IDIXQFWLRQ¶VSDUHQWVFDQQRWEHGHWHUPined, it is marked 
as spontaneous, such as the function main in Figure 4.9. 
 
FIGURE 4.9 EXAMPLE OF CALL GRAPH RESULTS FOR RECOGNISING AN4 
The first field is the index number of the entry and the last field is the name of the 
function. The third, fourth and fifth fields have different meanings for current function, 
parent function and child function. For current function, the third field self means the 
total amount of time spent in the current function, the fourth field children means the 
total amount of time propagated into the current function by its children function, and 
the fifth field called means the total number of times the current function has been 
called. For parent functions, the third field self means the amount of time what is 
propagated directly from the current function, the fourth field children means the 
amount of time that is propagated from the children functions of the current function, 
and the fifth field called means the number of times the parent functions called the 
current function and the total number of times the current has been called. For children 
functions, the third field self means the amount of time that is propagated from the 
children functions to the current function, the fourth field children means the amount of 
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time that is propagated from the children fXQFWLRQV¶ FKLOGUHQ IXQFWLRQV to the current 
function, and the fifth field called means the number of times the children functions 
have been called by the current functions and the total number of times the children 
functions have been called. 
The index number is used for traversing the call graph. It can be seen from Figure 4.9 
that the child function for main is ctl_process, which has the index number 2. This 
index can be used to find the detailed entry for ctl_process in the call graph. The entry 
for ctl_process shows it is only called by main (the 1/1 in the fifth column) and it has 
10 children, three of which (utt_decode, new_utt_res, ctl_read_entry) are called only 
by ctl_process. The entries for ctl_process shows calls to a number of other functions 
and by following their corresponding index numbers, it is possible to trace the entire 
sequence of function calls. 
This method of generating the call graph allows the analysis to be initiated at any 
function. In particular, the approach can be used to clarify the route that has been 
followed through the code before the most time-consuming function mgau_eval is 
called. The call graph for mgau_eval is shown in Figure 4.10. This figure also shows 
the importance of mgau_eval and related functions in the recognition process and a 
number of other functions where execution time is relatively long in the previous 
analysis are indicated, namely lextree_hmm_eval, hmm_vit_eval_3st and logs3_add. In 
addition, another time-consuming function, logs3_add, is a child function of 
mgau_eval. This makes the function mgau_eval even more significance for the 
recognition process. 
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FIGURE 4.10 CALL GRAPH LEADING TO THE EXECUTION OF THE MOST TIME-CONSUMING 
FUNCTION MGAU_EVAL 
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The call graph used to initialise Sphinx 3 is also shown in Figure 4.11 and this is found 
to be useful in identifying the functions in the code where the principal data structures 
are created, and in particular what data provided as input and generated as output by 
mgau_eval. 
 
FIGURE 4.11 CALL GRAPH USED FOR INITIALISATION OF SPHINX 3 
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The source code analysis is presented in three parts: the input file analysis, explaining 
what data are fed into the Sphinx 3 recogniser; the data structure analysis, explaining 
how the data are organised inside Sphinx 3; the function analysis, to investigate how 
the most time-consuming function mgau_eval is called, the data it processes and the 
results it produces. 
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To understand the operation of the source code, it is important to know the formats 
used to represent all the following input files for Sphinx, the speech to be recognised 
and the input files for the acoustic models.  
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In Sphinx 3, the input speech audio files are converted into speech cepstral files before 
being sent to the recogniser. This can be done by the tool wave2feat provided in the 
Sphinx Train package, and the tool called cepview is able to display the cepstral file. A 
bash script calling cepview to display the cepstral file an406-fcaw-b.mfc is shown in 
Figure 4.12. 
 
FIGURE 4.12 BASH SCRIPT FOR DISPLAYING THE CEPSTRAL FILE 
An example of the cepstral file structure is shown in Figure 4.13. The cepstral file is 
organised by frames, with each line representing a single frame of duration 25 ms. Each 
speech frame consists of a 13-dimensional cepstral vector. In this example, the cepstral 
file includes 398 frames. As explained in Section 3.2.2, this 13-dimensional cepstral 
vector is further converted to 39-dimensional feature vector. 
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FIGURE 4.13 CEPSTRAL FILE FORMAT 
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The acoustic model used by Sphinx 3 has five component files: model definition, 
Gaussian mean, Gaussian variance, mixture weight and transition matrix. 
The model definition file format, shown in Figure 4.14, contains a description of two 
types of HMMs, namely content independent (CI) phone (or basephone) HMM and 
content dependent (CD) phone (or triphone) HMM. Figure 4.14 shows the model 
definition file for the database AN4, which contains 34 CI phones and 6372 CD 
phones.  
 
FIGURE 4.14 MODEL DEFINITION FILE FORMAT 
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Each HMM consists of three states and a transition matrix. The state ID and the 
transition matrix ID for each CI phone are unique. However, as there are many CD 
phone HMMs, it is not appropriate to train them all unless the database is very large, so 
the states in the CD phones are shared with similar states in other CD phones. The 
shared states are called senones in Sphinx. There are 1102 senones (tied states) in the 
example shown in Figure 4.14. The transition matrix for each CD phone is also shared. 
The total number of tied transition matrices is 34, which is equal to the number of CI 
transition states. The definition file defines the mappings of each state to a senone and 
the mappings of each CD phone to a transition matrix ID.  
Sphinx Train provides a tool called printp to display the numerical value of other 
acoustic model files (Gaussian mean, Gaussian variance, mixture weight and transition 
matrix). The bash script calling printp is shown in Figure 4.15. 
 
FIGURE 4.15 BASH SCRIPT USED FOR DISPLAYING THE ACOUSTIC MODEL 
There are three parameters for each senone in the HMM. They are Gaussian mean, 
Gaussian variance and mixture weight, which are included in the Gaussian mean file, 
the Gaussian variance file and the mixture weights file respectively. The Gaussian 
mean file and the Gaussian variance file have the same format as shown in Figure 4.16, 
and the mixture weights file is shown in Figure 4.17. These three files have the same 
number of entry rows which is equal to the number of senones, where the value can be 
changed by setting the parameters $CFG_N_TIED_STATES before training begins. 
Each entry in the Gaussian mean and variance file starts with the senone ID following 
by several Gaussians. Each Gaussian contains a 39-dimension cepstral vector. The 
number of Gaussians can be modified by setting the parameters 
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$CFG_FINAL_NUM_DENSITIES before training. In Figure 4.16, the number of 
Gaussians is 8. If the number of the Gaussians is 4, then each entry in the Gaussian 
mean and variance file only includes four Gaussians. 
Each entry in the mixture weights file contains a value, specifying the number of times 
this mixture weight is used and a vector defining the mixture weights for the 
corresponding Gaussian mean and variance. The length of the vector depends on the 
number of Gaussians; In the example shown in Figure 4.17, the number of Gaussians is 
eight. 
 
FIGURE 4.16 GAUSSIAN MEAN AND VARIANCE FILE FORMAT 
 
FIGURE 4.17 MIXTURE WEIGHTS FILE FORMAT 
126 
The transition matrix file shown in Figure 4.18 contains all the HMM state transition 
probabilities in the model and the number of the entries in this file is defined in the 
model definition file.  
 
FIGURE 4.18 TRANSITION MATRIX FILE FORMAT 
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Sphinx 3 defines a single data structure termed kb_t that contains a number of nested 
structures to hold the data used during recognition. Before speech recognition begins, 
most of the required memory is allocated and the data structure is initialised by the 
function kb_init. After recognition is finished, the memory is freed and the recognition 
program is exited. The data structures that are most related to mgau_eval in kb_t are 
shown in Figure 4.19. They are introduced in the following paragraphs and the details 
of them can be found from Appendix E. 
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FIGURE 4.19 DATA STRUCTURES THAT ARE MOST RELATED TO MGAU_EVAL 
 
?<><><= 8$(2!$*,&%9"&9%#*
 
The structures contained in kb_t can be categorised into several groups, core model 
structure for kb_t, structures containing parameters, structures to record the progress of 
search, file handles and other variables, as shown in Table E.1. The member 15 
indicates the search mode and dictates the set of functions called during recognition. 
The mode OP_GRAPH included in Sphinx 3 processes semi-continuous HMM as used 
in Sphinx 2. OP_TST_DECODE (or s3fast) is the default mode and is a tree-lexicon 
decoding mode based on time-switching tree copies. OP_WST_DECODE is similar to 
OP_TST_DECODE but uses word-switching tree copies. OP_FLATFWD (or s3slow) 
is a flat-lexicon decoding mode, which is mainly used for research purposes. 
OP_DEBUG mode is used for testing purposes and allows many of the values to be 
recorded in a file. 
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The memory for member 2 of kb_t is allocated when a new speech utterance is read by 
the recognition process. The three dimensions of the array are the number of frames in 
the utterance, the number of streams and the length of the cepstrial vector. In the 
recognition carried out in this thesis, all the input speech features form a single stream. 
So the second field is always equal to zero. Only the number of frames and the vector 
length are specified. 
The length of input cepstral vector in each frame is 13, but following processing by 
Sphinx 3, its length increased to 39. The vector is processed by one of the functions 
introduced in the source code analysis section. 
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The first member of kb_t is the structure kbcore_t, which contains the pronunciation 
dictionary, acoustic models and language models as shown in Table E.2. How the 
acoustic models are stored is important, because these are the data which are further 
used by the most time-consuming function mgau_eval. 
The most important members of kbcore_t that is relevant to the analysis here are 
structure tmat_t, storing all of the transition matrixes, and structure mgau_model_t, 
holding the entire set of mixture Gaussians model for the senones and in the Sphinx 3 
acoustic model. The members for these two structures are shown in Table E.3 and 
Table E.4 respectively. 
In the structure mgau_model_t, the total number of senones is included. For each of the 
mixture Gaussians model for senone, its data is held in the structure mgau_t, which is 
the sub-structure for mgau_model_t. The members of mgau_t includes the number of 
Gaussians, the mean and variation vectors, mixture weight and other senones and other 
variables are shown in Table E.5. 
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Most of these members of structure mgau_t are used by the most time-consuming 
function mgau_eval except the seventh member of fullvar, the full co-variance matrix. 
The parameters for each GMM include only the fifth, sixth and the tenth members, 
which are the mean, variation and the mixture weight. 
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The data structure stat_t is used to hold the statistics of Sphinx 3, as shown in Table 
E.6. The members in stat_t can be categorised into three types: timers for the current 
utterance, counters for current utterance and counters for all utterances. This statistical 
information gives a very good overview of what Sphinx 3 has processed and how long 
it took, which is useful in the source code analysis. The members for timer structure 
ptmr_t are shown in Table E.7. 
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The structure ascr_t is a member of kb_t, used to hold the senone scores in one frame 
of input speech. The members of ascr_t are shown in Table E.8. The details about the 
members for ascr_t are all about how the different types of senone scores are stored in 
Sphinx 3, which is the output of the most time-consuming function mgau_eval. 
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The final member of kb_t is srch_t, which includes all the required variables needed for 
search operations in Sphinx 3. To understand those members in srch_t it is essential to 
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understand how the variables are passed across functions during recognition. Its 
members can be categorised into: 
1) Auxiliary members shown in Table E.9, which point to the same members 
defined in kb_t. They provide access to essential parameters or input data used 
during the search operation.  
2) General members include variables used in the search that are global to all 
different search modes (Table E.10).  
3) Pointers to functions used in the correct search mode (Table E.11). 
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The analysis of functions is presented in three parts: The first part is the entry interface 
to the Sphinx 3 recogniser. Although there are different recognition modes for Sphinx 
3, the same interface are shared at the start of the search. The second part is the core of 
the Sphinx 3 recogniser. In this part, the main search structures for the recognition are 
included and the different search functions are chosen according to the mode. The code 
analysis in this part involves only the framework of the search operations rather than 
the details of the search. The final part investigates the most time-consuming function 
mgau_eval. 
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The first part of the source code analysis includes the functions shown in Figure 4.20 
that are called regardless of the speech recognition mode. They perform basic but 
essential operations, such as processing the command line parameters, initialising the 
data structures described in previous section, loading the language models and acoustic 
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models and processing the input speech feature vector. Details of these functions can be 
found in Appendix E. 
 
FIGURE 4.20 SHARED INTERFACE FOR SPHINX 3 
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This part covers only the level 5 function srch_utt_decode_blk, which is one of the 
most complex functions but one of the most important functions in Sphinx 3, since all 
search operations for recognition in Sphinx 3 are integrated in this function. 
Understanding its operation is the key to finding how the source code is organised. 
Search operations of the function srch_utt_decode_blk are carried out on individual 
frames of the input speech, which can be demonstrated in Figure 4.21. 
The search process is organised in two separate dependent components: namely GMM 
(Gaussian mixture model) computation and graph search. This approach makes it 
possible to introduce a new technique for the components without affecting the other 
operation. The analysis of level 5 function srch_utt_decode_blk is explained below.  
 
132 
 
FIGURE 4.21 SEARCH OPERATIONS PERFORMED ON EACH FRAME [99] 
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The parent functions for the most time-consuming function mgau_eval are relevant to 
the correct investigation as they explain how the most time-consuming functions are 
called. Investigation here is not only the direct parent function but also its indirect 
parent functions. 
Among all functions called by the level 5 function srch_utt_decode_blk, two of them 
(level 6 function approx_ci_gmm_compute and level 6 function 
s3_cd_gmm_compute_sen_comp) are indirect parent functions for the most time-
consuming function mgau_eval. For each of these indirect functions, several levels of 
child functions are called before the most time-consuming function mgau_eval as can 
be seen from Figure 4.22. 
From the graph, it can be seen that the most time-consuming function mgau_eval is 
called by one of two separate routes, although it is always called by level 8 function 
approx_mgau_eval. The left path shown in Figure 4.22 is followed when computing CI 
senone scores and the right path is followed in order to calculate the CD senone score. 
Details of these two groups of functions can be found in Appendix E. 
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FIGURE 4.22 PARENT FUNCTIONS FOR MGAU_EVAL 
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The most time-consuming function mgau_eval is used to calculate the senone score 
between each frame of input speech and each senone in the acoustic model. The 
calculations and the required input data are shown in Figure 4.23.  
The first input is the parameters for one senone of acoustic model. Each senone is 
modelled by a GMM. The number of Gaussians in the GMM could be 1, 2, 4, or 8. 
Each Gaussian includes a pre-computed log reciprocal term, a mean vector, a variance 
vector and a mixed weight. There are 39 floating point coefficients for each mean 
vector and variance vector. The second input is the feature vector for one frame of 
speech. There are also 39 floating point coefficients for each of the feature vector. The 
third input is a floor value used to prevent the calculation overflowing. The fourth 
inputs are related to recording the best score, which includes one indicator to control 
whether to update the best score, one variable for storing the best score index, and one 
value for storing best score. 
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FIGURE 4.23 THE INTERFACES AND PROCEDURES FOR MGAU_EVAL 
The calculation of senone score is achieved by firstly computing the Mahalanobis 
distance between the feature vector and each Gaussian in the GMM, followed by 
combining them into one value by using the mixture weight for each of the Gaussians 
in the GMM. The detail of this calculation is also shown in Figure 4.23. 
It is not only important to know how the most time-consuming function mgau_eval is 
called, but also how many times it is called. In the slow recogniser for Sphinx (s3slow), 
each frame of speech and each senone are evaluated. In this case, each frame of the 
input speech and each senone in the acoustic model should be evaluated by the function 
mgau_eval. For example, if the number of frames in one input utterance is 500, 
representing 5 seconds of speech, and the number of senones in the acoustic model is 
1000, then the total number of times mgau_eval is called is 500,000. For the best 
recognition accuracy, this number of calculations should be performed, but it is at the 
expense of execution time.  
For the fast recogniser (s3fast), a number of techniques are used to accelerate these 
calculations. There are four layers of speed-ups [100], and these take place in the 
frame-layer, the GMM-layer, the Gaussian-layer and the component-layer. In the 
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frame-layer, decisions are taken to determine whether each frame need be evaluated to 
determine its senone score. And in the GMM-layer, decisions are taken to determine 
whether all senone scores for one frame should be computed. In Gaussian-layer and 
Component-layer, Gaussians are selected for calculating the senone score. In Gaussian 
layer, best Gaussian component in GMM is selected. In component-layer, the best 
parameters for the Gaussian component are selected. In GMM-layer, CI-based GMM 
selection (CIGMMS) is carried out [101]. The senones can be divided into the content-
independent (CI) senones and content-dependent (CD) senones. For each frame of 
speech, all of the CI senones are evaluated. After all of the senone scores for CI 
senones have been computed, the best score is found and a beam is applied to decide 
whether the CD senones are evaluated or not. Only those CD senones whose 
FRUUHVSRQGLQJ&,*00¶VVFRUHLVZLWKLQWKHEHDPDUHHYDOXDWHG 
The number of times mgau_eval is called is mainly affected by the frame-layer and 
GMM-layer assessments. Frame-layer speed-up reduces the total number of frames of 
the input speech to be evaluated, while the GMM-layer speed-up reduces the total 
number of senones in acoustic models that need to be evaluated for each frame of 
speech. The simplification made in the lower two layers does not affect the number of 
times mgau_eval is called; rather, it affects its internal operations of the mgau_eval.  
For example, the AN4 database including acoustic models with 102 CI senones and 
1000 CD senones, the total number senones evaluated for each frame is 1102 if no fast 
GMM computation techniques are used. If GMM-layer speed-up is used, then the 
average total number of senones evaluated for each frame is around 752 (including 650 
CD senones and 102 CI senones) according to the output information from Sphinx 3. 
So the overall reduction of the computation is about 25%. For the RM1 database also 
including acoustic models with CI senones and 1000 CD senones, the average total 
number of senones evaluated is about 802 (including 700 CD senones and 102 CI 
senones) when the GMM-layer speed-up is used. So the overall reduction of 
computation is about 20%.  
For 5 seconds of speech, the total number of frames is 500. And to perform recognition 
involving an acoustic model including 1000 CD senones and 102 CI senones, the 
function mgau_eval is called more than 413,350 times (1102*500*75%). 
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As analysed in the previous chapter, the input values for the most time-consuming 
function mgau_eval are all based on floating point values. In addition, most of the 
calculations performed mgau_eval are floating point operations. These types of 
operations can take considerable execution time in embedded software or hardware, 
particularly if no floating point hardware is available.  
A new approach proposed here is to implement a scaled integer version of the 
mgau_eval function. In order to extend the range of values available in integer format, 
the original floating point data is scaled up before calculations are performed and a 
corresponding scaling-down carried out following the calculations. 
In order to realise this new implementation, the source code has been modified in the 
manner now described. Firstly, the data structure is modified to hold the scaled data. 
Then the code is designed to scale up both the input speech data and the acoustic model 
data. Finally, the mgau_eval function is modified to perform the integer calculation and 
the scaled-down operations. These three types of source code modification are 
presented in the following sections.  
 
?<0<= )#;*3!&!*,&%9"&9%#*
 
The new data structures are used to hold the scaled input data for the most time-
consuming function mgau_eval, as found in the previous section. As the input data 
needs to be scaled up to include the parameters for each senone in the acoustic model 
and the parameters for each frame in the speech, the structures for both the senones and 
for speech frames need to be modified. For each of structure, three versions are needed, 
namely floating point version, 32-bit integer version and 64-bit integer version.  
The floating point version structures are used to hold the original parameters for 
senones and speech frames which are floating point values. The integer and long 
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integer version of the structures are used to hold the scaled parameters for senones and 
speech frames which are 32-bit and 64-bit scaled integer values respectively. The 
members for each version differ only in the data type. 
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The structures for senones include a head structure and an entry structure, which are 
shown in Figure 4.24. The head structure mgau_head_type_float as shown in Table 4.1 
is used to hold information regarding the entire acoustic model and values that are 
common for all the senones. The entry structure mgau_entry_type_float is used to hold 
the parameters for a single senone, as shown in Table 4.2. 
The speech frame structures also include a head structure and an entry structure, as 
shown in Figure 4.25. The head structure feat_head_type_float is used to hold the basic 
information for all the frames in the current input speech, as shown in Table 4.3. The 
entry structure feat_entry_type_float is used to hold all the parameters for one speech 
frame, as shown in Table 4.4. 
 
 
FIGURE 4.24 FLOATING POINT VERSION OF DATA STRUCTURES FOR SENONES 
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TABLE 4.1 FLOATING POINT VERSION OF THE HEAD DATA STRUCTURE FOR SENONES 
ID Member definition Description 
1 int INCp The scaled factor is set to be an integral power of 2. This 
member stores the exponent part for the scaled factor. 
2 int INC The scaled factor (0 for the floating point version). 
3 char hmmid[32] The name for the entire acoustic model. 
4 int n_mgau The total number of senones in the acoustic model. 
5 int n_comp The number of Gaussians in the GMM for each of senone. 
6 int veclen The length of the mean vector and variance vector in the 
Gaussian. 
7 double dstf The floor (rounded down) value for final dval during senone score computation. This value is the same for all 
senones. 
8 double f The multiplication factor used to convert log values to logs3 value during the senone score computation. This 
value is also the same for all of the senones. 
 
TABLE 4.2 FLOATING POINT VERSION OF THE ENTRY DATA STRUCTURE FOR SENONES 
ID Member definition Description 
1 float lrd[8] One dimensional array that stores the pre-computed log 
reciprocal terms for each Gaussian in the GMM. 
2 int mixw[8] One dimensional array that stores the mixture weight for 
each Gaussian in the GMM. 
3 float mean[8][39] Two dimensional array that stores the mean vector for 
each Gaussian in the GMM. 
4 float var[8][39] Two dimensional array that stores the variance vector for 
each Gaussian in the GMM. 
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FIGURE 4.25 FLOATING POINT VERSION OF DATA STRUCTURES FOR SPEECH FRAMES 
 
TABLE 4.3 FLOATING POINT VERSION OF THE HEAD DATA STRUCTURE FOR SPEECH FRAMES 
ID Member definition Description 
1 int INCp The scaled factor is set to be power of 2. This member 
stores the power number for the scaled factor. 
2 int INC The scaled factor (it is 0 for the float version). 
3 char uttid[32] The name for the input speech. 
4 int n_frm The total number of frames in the input speech. 
5 int veclen The length of vector for the feature vector representing one 
speech frame 
 
TABLE 4.4 FLOATING POINT VERSION OF THE ENTRY DATA STRUCTURE FOR SPEECH FRAMES 
ID Member definition Description 
1 float feat[39] One dimension array storing feature vector for each frame 
of the input speech. 
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The 32-bit integer version and 64-bit integer version of data structures for both senones 
and speech frames are similar in content to their corresponding float version, only the 
data type are different. Figure 4.26 shows the integer versions of data structures for 
speech frames, and Figure 4.27 shows the integer version of data structures for senones. 
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(A) 32-BIT VERSION 
 
 
 (B) 64-BIT VERSION 
FIGURE 4.26 INTEGER VERSION OF DATA STRUCTURES FOR SPEECH FRAMES 
 
 
(A) 32-BIT VERSION 
 
 
 (B) 64-BIT VERSION 
FIGURE 4.27 INTEGER VERSION OF DATA STRUCTURES FOR SENONES 
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The 32-bit and 64-bit integer versions of the parameters contained in the structures 
above for both the senones and speech frames should be scaled up from the original 
float version parameters. The scaling operations are performed in advance before the 
function mgau_eval is called, which means they should be accessible from the top 
levels as well as being accessible in mgau_eval for senone score calculation.  
In order to minimise source code modifications, the new data structures are integrated 
into the Sphinx global structure kb_t, specifically in the whole acoustic model structure 
mgau_model_t as only this part is passed as an argument to mgau_eval. In 
mgau_model_t, the parameters can be accessed by function mgau_eval directly as well 
as indirectly by the top level data structure kb_t. The declaration is shown in Figure 
4.28. 
 
 
FIGURE 4.28 DECLARATION OF STRUCTURES USED BY MGAU_EVAL 
As seen from Figure 4.28, the pointers to the speech feature and senone data are 
declared as the member of structure mgau_model_t. Three types of structure pointers 
are declared to hold the floating point data, 32-bit integer data and 64-bit integer data. 
 
142 
?<0<> ')-9&*3!&!*,"!$')8*9-*
 
The floating point parameters used by mgau_eval are multiplied by a scaled factor 
when converted to their corresponding 32-bit integer and 64-bit integer versions. The 
scaled factor is chosen to be an integral power of 2. Using such scaled factor allows the 
operation to be carried out in a single cycle on most modern embedded environments as 
they incorporate dedicated barrel shifters [116]. The target platform envisaged for 
implementation may not have hardware multiplication units and so may require many 
cycles to complete multiplications or divisions. Furthermore, even the hardware 
multiplication unit takes 20 cycles or more to complete. The scaling up operation is 
performed in two distinct parts: the functions performing scaling and the functions need 
to implement the interface to the existing source code. 
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The scaling operations for senones are implemented in the new function 
mf_compute_mgauint, which converts all the parameters in each senone from a floating 
point version to 32-bit integer version and function mf_compute_mgaulong which 
converts all the floating point version to 64-bit integer version. The declarations of 
these two functions are shown in Figure 4.29. 
  
(A) 32-BIT VERSION    (B) 64-BIT VERSION 
FIGURE 4.29 SCALING UP FUNCTIONS FOR SENONES 
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Both functions have the same interface. The first three parameters for these functions 
are the same, namely the scaled factor, the floating point version of the head structure 
for all of the senones, and the floating point version of the entry structure for all of the 
senones. For mf_compute_mgauint, the final two parameters are the 32-bit versions of 
the head and entry structures and for mf_compute_mgaulong are the 64-bit versions of 
these structures. 
Before either of these two functions can be called, the float version of the head 
structure and entry structure for all of the senones needs to be prepared. The procedures 
performed by these two functions are also similar, and involve copying the information 
in the floating point head structure to the 32-bit or 64-bit head structure as required, and 
multiplying each floating point parameter value for each senone by the scaled factor, 
and converting each parameter to its 32-bit or 64-bit counterpart. The code for these 
functions can be found in Appendix G. 
The scaling operations for the speech frames are performed by the functions 
mf_compute_featint and mf_compute_featlong, which convert all the parameters in 
every speech frame from the floating point version to the 32-bit integer and 64-bit 
integer version respectively. The declarations of these two functions are shown in 
Figure 4.30. 
  
(A) 32-BIT VERSION    (B) 64-BIT VERSION 
FIGURE 4.30 SCALING UP FUNCTIONS FOR SPEECH FRAMES 
These functions have the same interfaces and implement a similar process as the 
corresponding functions used to scale the senone values.  
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Before the above scaling function can be called, the floating point version of the 
parameters for both the senones and the speech frames need to be obtained from the 
internal data structure in Sphinx 3. The functions need to be called from the appropriate 
location in the source code, yet cannot be called before the input data for mgau_eval are 
ready and should be called only once. Consequently, the interface cannot be in the same 
layer as mgau_eval and only called immediately before it. 
A number of additional functions are designed to provide the interface between the 
scaling functions and the original source code. Their operations are explained in detail 
below as well as their calling position in the source code. 
The interfacing functions for scaling up senones are dec_attach_mgau_int and 
dec_attach_mgau_long, and their definitions are shown in Figure 4.31. 
  
(A) 32-BIT VERSION    (B) 64-BIT VERSION 
FIGURE 4.31 INTERFACING FUNCTIONS FOR SCALING UP SENONES 
The two functions have exactly the same parameters. The first is the command line 
option that specifies the path of the mean feature vector and the second is the acoustic 
model structure mgau_model_t. The two functions carry out similar processes, but they 
call different functions to perform the scaling up.  
The process involves getting the name of the acoustic model (hmmid, defined in the 
head structure in the senone) from the mean feature vector path, copying general 
information from the whole acoustic model structure mgau_model_t to the float head 
structure, copying all the parameters for each senone from the whole acoustic model 
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structure mgau_model_t to the floating head structure, and calling either 
mf_compute_mgauint or mf_compute_mgaulong to scale up the parameters into either 
the 32-bit or 64-bit integer version.  
The interfacing functions for scaling up the speech frames are dec_attach_feat_int and 
dec_attach_feat_long, and their declarations are shown in Figure 4.32.  
  
(A) 32-BIT VERSION    (B) 64-BIT VERSION 
FIGURE 4.32 INTERFACING FUNCTIONS FOR SCALING UP SPEECH FRAMES  
The two functions have exactly the same interface, their inputs being the command line 
option that specifies the name of the input speech, the feature vectors for whole frames 
of speech, the total number of frames in the speech, and the whole acoustic model 
structure mgau_model_t. 
The interfacing functions for scaling up functions for senones should be called inside 
the level 1 function main, and the interfacing functions for scaling up the speech frames 
should be called inside the level 3 function utt_decode.  
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The 32-bit and 64-ELWLQWHJHUYHUVLRQ¶Vmost time-consuming function mgau_eval have 
been developed, and they have exactly the same interface as shown in Figure 4.33. This 
is because the data it uses have been integrated in the data structure mgau_model_t. 
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(A) 32-BIT VERSION    (B) 64-BIT VERSION 
FIGURE 4.33 INTEGER VERSION OF MGAU_EVAL  
Compared to the original floating point function, these two integer versions have the 
same first five parameters and these have been explained in the previous section. The 
remaining three input parameters represent the senone ID for the current calculation, 
the frame ID and the structure that holds all the scaled up values of the senone and 
speech frame data. 
The operation of the integer versions of mgau_eval are similar to those carried out in 
the original floating point version, as presented in the previous section. The scaling-
down operation is carried inside these functions before the calculation of the final log 
reciprocal value (dval) for each Gaussian in the GMM and Comparison of dval with the 
floor value distfloor. The details can be found from the code for these functions in 
Appendix G. 
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After modification, the source code should be verified to provide confidence that the 
integer version of the recogniser is functionally correct. The verification involved 
performing experiments with each of the new integer versions to access whether the 
results are the same as those for the original floating point version.  
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A range of 32-bit and 64-bit versions of the speech recogniser, each with a different 
scaled factor, are produced. The scaled factor is chosen from 1, 2, 4, 8, 16, 32 and 64. 
Including the original floating point version, there are 15 versions of the Sphinx 3 
recogniser that have been generated. 
Recognition experiments are performed using the new integer recognisers. On each of 
the AN4, RM1 and TIMIT databases, the top five optimal set of parameters obtained in 
Chapter 3 are used during the recognition by different integer recognisers. In total, the 
number of experiments that need to be performed is 75 for each database (5 * 15). This 
verification process can be done through the bash scripts included in Appendix F.  
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For database AN4, the verification is performed by using the best five performing sets 
of parameters shown in Table 3.9. The experimental results for the 32-bit integer 
version recogniser are shown in Figure 4.34 and those for the 64-bit integer version 
recogniser are shown in Figure 4.35.  
It is immediately apparent in both Figure 4.34 and Figure 4.35 that the WERs are 
influenced by the scaled factor. Although the WERs are slightly different when the 
different sets of parameters are used, the effect on WER of using different parameters is 
not substantial in most case.  
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FIGURE 4.34 WER FOR AN4 USING THE 32-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
 
FIGURE 4.35 WER FOR AN4 USING THE 64-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
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As shown in Figures 4.34 and 4.35, the WER is substantially high when the scaled 
factor is 1 or 2. This is because the ranges of the original values are not fully 
represented when the scaled factors are small. Note that the WER can be above 100% 
in more cases where there is poor representation of the original range of floating point 
values resulting in many insertion errors. When the scaled factor is increased to 4, the 
WERs for both the 32-bit and 64-bit integer recognition reduce, but remain higher than 
the WERs for the floating point version. When the scaled factor is further increased to 
8, both the 32-bit and 64-bit integer versions can achieve almost the same WER as the 
original version does. The WERs for 32-bit, 64-bit and floating point version are 5.3%, 
5.3% and 5.8% respectively when the best set of parameters are used 
(sen=600,gau=4,lw=15,wip=0.7). 
Comparing Figures 4.34 and 4.35, it can be seen that the WERs for the 32-bit and 64-
bit versions become very different when the scaled factor is above 8. For the 64-bit 
integer version, the WER remains low and comparable with that obtained from the 
floating point version, but for 32-bit integer version, the WER increases markedly. This 
increase in WER results from overflow of data represented in 32-bit integer. Due to the 
greater range, the 64-bit integer version did not overflow, but the 64-bit calculation 
may take longer time if the execution target has a word size less than 64 bits.  
The further verification for AN4 is performed by using the optimal sets of parameters 
for different number of senones and Gaussians. The results are shown in Figure 4.36 for 
32-bit integer version and in Figure 4.37 for 64-bit integer version. From these results, 
it is clear that the WER is principally affected by the scaled factor. Although the WER 
is influenced by the number of senones and Gaussians, the same pattern is found as the 
one seen in Figures 4.34 and 4.35.  
To further verify the integer version of the recogniser, the same set of experiments is 
performed using database RM1 and TIMIT. Their verification results are shown in 
Figures D.1 to D.2 for RM1 and Figures D.3 to D.4 for TIMIT in Appendix D. 
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(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 4.36 WER FOR AN4 USING THE 32-BIT INTEGER VERSION 
Comparing the results for RM1 with those for AN4, the first clear difference is that the 
WER no longer exceed 100%. Furthermore, the WER for the 32-bit integer version 
does not always increasing when the scaled factor is increased beyond 8. The results for 
TIMIT are very similar to those for AN4 except that the WER reduce while scaled 
factor is 64-bit. Despite these differences, it has been further demonstrated that the 
integer version with a scaled factor 8 is a reasonable practical replacement for the 
original floating point version, giving almost the same WER.  
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(A) 1 GAUSSIAN    (B) 2 GAUSSIANS 
  
(C) 4 GAUSSIANS   (D) 8 GAUSSIANS 
FIGURE 4.37 WER FOR AN4 USING THE 64-BIT INTEGER VERSION 
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In the previous section, the new integer version of the recogniser has been proved to be 
working. As our major concern is the most time-consuming function mgau_eval, it is 
useful to isolate it from the original source code. With an understanding of the data 
structure used during recognition, call graph is used to call the mgau_eval and a 
detailed analysis of mgau_eval, a set of functions has been designed to perform 
mgau_eval independently from the rest of the Sphinx source code. After isolation, the 
floating point, 32-bit integer and 64-bit integer versions of mgau_eval have also been 
implemented in two PC and one ARM9 processor to evaluate their execution time. 
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Five categories of functions have been designed to implement the mgau_eval 
independently from the Sphinx 3 source code:  
1) Functions for exporting the required input data for mgau_eval to binary, 
2) Functions for manipulating the required input data for mgau_eval, 
3) The floating point, 32-bit integer and 64-bit integer versions of mgau_eval that 
are independent from Sphinx3 source code, 
4) Top functions for calling different versions of mgau_eval to calculate all senone 
scores for each speech file, 
5) Main functions for calculating all senone scores for the whole database.  
A detailed explanation of each function is included here. Only a list of functions with a 
brief introduction is included. The implementation details can be found from the source 
code in Appendix G. 
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The functions for exporting the required input data for mgau_eval should incorporate 
the original source code into Sphinx 3. After recompiling the Sphinx recogniser, the 
required input data can be generated and stored in binary files while the Sphinx 3 
recogniser is running. These functions are shown in Table 4.5 with a brief description. 
More details about them can be found in Appendix G. 
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TABLE 4.5 FUNCTIONS FOR EXPORTING REQUIRED INPUT DATA FOR MGAU_EVAL 
Function name Description 
dec_generate_mgau_bin Save senone data in binary file 
dec_generate_featlist_bin Create an binary file to save the list of speech 
feature files 
utt_update_featlist_bin Save each speech feature file name into the binary 
file created above  
utt_generate_feat_bin Save speech feature data in binary file 
logs3_generate_addtbl_bin Save logarithmic look-up table in binary file, 
which is used in the mgau_eval 
 
?<B<=<> 3!&!*1!)'-9$!&'()*
 
Functions for manipulating required input data for mgau_eval are shown in Table 4.6. 
Three sub-categories of functions have been designed, namely functions for scaling up, 
functions for saving scaled integer data into binary files, and functions for reading in 
scaled integer data from binary files. 
 
?<B<=<0 18!9F#5!$*
 
Functions for implementing mgau_eavl are shown in Table 4.7. Two sub-categories of 
functions have been designed, namely mgau_eval itself for calculating one senone 
score for one speech feature frame and one senone, and top functions calculating all 
senone scores for one speech file (between each speech feature frame in one speech file 
and each senone). 
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TABLE 4.6 FUNCTIONS FOR MANIPULATING ON REQUIRED INPUT DATA FOR MGAU_EVAL 
Function name Description 
Functions for scaling up floating point data to integer data  
mf_compute_mgauint Scale up floating point senone data into 32-bit integer 
version 
mf_compute_featint Scale up floating point speech feature data into 32-bit 
integer version 
mf_compute_mgaulong Scale up floating point senone data into 64-bit integer 
version 
mf_compute_featlong Scale up floating point speech feature data into 64-bit 
integer version 
Functions for saving scaled integer data into binary files 
mf_float2int_mgau Save 32-bit integer version of senone data in binary file 
mf_float2int_feat Save 32-bit integer version of speech feature data in 
binary file 
mf_float2int_db Save 32-bit integer version of speech feature data in 
binary files for the whole database 
mf_float2long_mgau Save 64-bit integer version of senone data in binary file 
mf_float2long_feat Save 64-bit integer version of speech feature data in 
binary file 
mf_float2long_db Save 64-bit integer version of speech feature data in 
binary files for the whole database 
Functions for reading data from binary files 
mf_read_addtbl Read logarithmic look-up table 
mf_read_mgaufloat Read floating point version of senone data 
mf_read_featlist Read list of speech files in the database 
mf_read_featfloat Read floating point version of speech feature data 
mf_read_mgauint Read 32-bit integer version of senone data 
mf_read_featint Read 32-bit integer version of speech feature data 
mf_read_mgaulong Read 64-bit integer version of senone data 
mf_read_featlong Read 64-bit integer version of speech feature data 
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TABLE 4.7 FUNCTIONS FOR IMPLEMENTING MGAU_EVAL 
Function name Description 
mgau_eval_all_float The floating point version of mgau_eval 
mgau_eval_all_int The 32-bit integer version of mgau_eval 
mgau_eval_all_long The 64-bit integer version of mgau_eval 
me_mgau_eval_float_n Top function calling the floating point version of 
mgau_eval to calculate all senone scores for one 
speech file 
me_mgau_eval_int_n Top function calling the 32-bit integer version of 
mgau_eval to calculate all senone scores for one 
speech file 
me_mgau_eval_long_n Top function calling the 64-bit integer version of 
mgau_eval to calculate all senone scores for one 
speech file 
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The procedure in the main function is shown in Figure 4.38. Note that the procedure 
should be implemented with floating point, 32-bit integer and 64-bit integer versions of 
mgau_eval. 
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Each of the three versions of mgau_eval is compiled using the GCC 4.2.1 compiler 
[117] on three different platforms and the execution times are recorded. 
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FIGURE 4.38 PROCEDURE FOR THE MAIN FUNCTIONS CALLING MGAU_EVAL INDEPENDENTLY 
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The experiments are set up in the following steps: 
1) The float, 32-bit integer and 64-bit integer versions of mgau_eval are targeted to 
a MacBook with an Intel i5 CPU running at 2.53 GHz (MAC), a Linux PC with 
an Intel Pentium 4 CPU running at 2.80 GHz (LIN) and an embedded target 
board with an ARM920T-ETM core running at 50 MHz (ARM9). 
2) The AN4 database used in the experiments consists of 1102 senones and 130 
feature files that contain speech to be recognised and in which the number of 
speech frames varies from 69 to 579. 
Read logarithmic look-up table from file 
Read all senones data from file 
Read list of speech files from file 
For each speech file in the database 
Read all speech frame from one speech file 
For each speech frame in one speech file 
For each senone 
Call mgau_eval to calculate the senone score 
End of each senone 
End of each speech frame 
End of each speech file 
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3) For each platform, the senone scores for each version of mgau_eval are required 
for each senone and speech frame combination. The mean time to calculate a 
senone score is determined as follows. Let the total number of senones times the 
total number of speech frames in a feature file used to calculate all the senone 
scores for all the speech frames in the file be denoted by t0, then the mean time 
taken to calculate one senone score for a single feature file is given by 
FS
i NN
t
t 0 
     (4.1)
 
where NS is the number of senones and NF is the number of feature frames in 
one feature file. Considering all the features files, the mean time for calculating 
one senone score is given by 
¦
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s tN
t
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1
     (4.2)
 
where NFF is the number of feature files. 
The above parameter is obtained for each of the LIN, MAC and ARM9 
platforms, each running the three versions of the mgau_eval function. 
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The improvements that the 32-bit and 64-bit versions of mgau_eval achieved with 
respect to the original float version are shown in Table 4.8. In the table, the mean time 
to calculate one senone score is shown as a percentage of the time obtained using the 
original floating point version when executing on the same platform. 
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TABLE 4.8 PERCENTAGE OF CALCULATION TIME USED IN INTEGER VERSIONS OF MGAU_EVAL 
COMPARED TO THE FLOATING POINT VERSION 
Platform 
 
32-bit version 64-bit version 
MAC 99.67% 116.96% 
LIN 25.62% 67.37% 
ARM9 7.86% 27.67% 
 
It can be seen that on the modern MAC system, the 32-bit integer implementation 
shows only a marginal improvement compared to the floating point version and the 64-
bit integer solution took longer to execute. It is clear that this system is able to carry out 
32-bit floating point operations as quickly as 32-bit integer calculations and so the 
integer version gives no computational advantages on this platform.  
In the LIN implementation, the improvements that can be achieved by the 32-bit 
version and the 64-bit version start to become apparent. The 32-bit and 64-bit versions 
respectively executed in around a quarter and about two-thirds of the time taken by the 
floating point implementation. The LIN platform used is not as modern as the MAC 
platform and it appears that the CPU is not able to execute floating operations as 
quickly as integer ones. 
For the embedded ARM9 platform at which the new integer versions are principally 
targeted, both the 32-bit and 64-bit versions showed considerable improvements. The 
32-bit version executed in around 8% of the time spent in the original floating point 
version potentially making it worthwhile to consider porting the speech recognition 
system to an embedded environment.  
The scaled integer versions showed little or no improvement in execution time 
compared with the floating point version when implemented on the most recent PC 
work-station architectures. In contrast, there are still significant performance benefits to 
adopting an integer version when considering operating in embedded environments. 
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The source code of Sphinx 3 has been profiled during the recognition. Two types of 
profiling results have been produced, flat profiling and call graph. From the flat 
profiling results, mgau_eval has been identified as the most time-consuming function in 
Sphinx 3. The call graph for this function has also been presented, which is essential for 
source code analysis.  
An in-depth analysis of the most time-consuming function mgau_eval has also been 
presented in this chapter, including the input files for Sphinx 3, the data structures that 
are used both directly and indirectly by mgau_eval, every important procedure for each 
of the parent functions for mgau_eval, and the interfaces of mgau_eval as well as the 
operations performed inside mgau_eval. After the analysis, a good understanding about 
mgau_eval has been gained, which are essential for source code modification.  
To accelerate the most time-consuming function mgau_eval in the embedded system, 
two new integer versions of the Sphinx 3 speech recogniser have been developed, 
namely 32-bit and 64-bit integer versions. Details of source code modification to 
achieve this have been explained, including the new data structures for holding the new 
scaled integer input data for mgau_eval, the functions for scaling up input data for 
mgau_eval and the modification of the mgau_eval itself. 
After successful compilation, a larger number of experiments have been set up to verify 
that the new integer version is working. From the results, it is shown that both the 32-
bit and 64-bit versions of the Sphinx 3 speech recognition system with a scaled factor 
of 8 could achieve very nearly the same WER as the original floating point version.  
More codes have also been designed to implement the floating point, 32-bit integer and 
64-bit integer versions of mgau_eval independently from the original source code. 
Furthermore, they have been tested in a new MacBook, an old Linux PC and ARM9 
processor. It is shown that although the integer version of mgau_eval is not faster than 
the original version for the latest PC, it shows significant reduction in calculation time 
for the old PC as well as the ARM9 embedded system. More specifically, the 32-bit 
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integer version of mgau_eval takes less than 8% of the calculation time used by the 
original floating point version in the ARM9 embedded system. 
In the next chapters, the 32-bit integer version of mgau_eval is further designed in 
VHDL, so that it can be implemented in parallel in hardware to get even greater 
improvements of the calculation time. 
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This chapter develops the hardware design for the parallel implementation of the most 
time-consuming function, which is labelled mgau_eval. As analysed in the previous 
chapter, the calculations performed by mgau_eval are relatively simple but consume 
between a third and a half of the calculation time, with the same calculations being 
performed repeatedly in a serial manner on different input vector data. The hardware 
implementation of mgau_eval can reduce the calculation time significantly by 
performing the calculations in parallel as well as fully pipelined.  
The VHDL designs can be separated into four parts, namely the senone score module 
(SSM), the on-chip ROM data module (ROM-DM), the on-chip BRAM data module 
(BRAM-DM) and the test bench for the designs. The results of the implementation of 
these designs are introduced in the next chapter. 
The first section in this chapter explains the design of the senone score module (SSM), 
which is able to perform the required mgau_eval calculations in parallel. The module is 
parameterised on the top level, thereby allowing different numbers of parallel units to 
be generated. 
The next two sections introduce two different versions of data module for SSM, namely 
the on-chip ROM data module (ROM-DM) and the on-chip BRAM data module 
(BRAM-DM), either of which can provide the necessary input data to the evaluation 
module. The throughput in the senone score module is very high, especially when many 
basic calculation units are implemented in parallel, and consequently the data input 
module needs to be carefully designed so that it is capable of streaming sufficient data 
to the evaluation module. The input modules are also parameterised to allow their 
performance to match that of the SSM. The input data for the senone score module 
provides both the feature vectors and the senone parameters. As the numbers of feature 
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vectors and senones are dependent on the problem being tackled, the data input module 
needs to be adaptable to meet the requirements of the applications.  
The fourth section describes the test benches that are used to verify the design of the 
senone score module (SSM), the on-chip ROM data module (ROM-DM) and the on-
chip BRAM data module (BRAM-DM). The test benches for SSM with ROM-DM 
(SSM-ROM) and for SSM with BRAM-DM (SSM-BRAM) are also introduced in this 
section. 
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The senone score module (SSM) m_scorexx is the parallel hardware implementation of 
6SKLQ[¶VPRVWWLPH-consuming function mgau_eval. This evaluation module needs to 
be fully pipelined so that the input data can be streamed through at each clock cycle. In 
addition, this module is parameterised on the top level, making it possible to 
automatically generate different versions of the parallel hardware. There are two 
configuration parameters for this design: scaled factor and parallel number, which 
should be specified to create the correspondent hardware. The scaled factor is used for 
scaling down the results after calculations. The term parallel number refers to the 
number of basic calculation modules (BCM) implemented in parallel. The details of 
BCM are explained in section 5.1.1. 
The interfaces of SSM, when implemented as a single BCM unit and implemented with 
two parallel BCM units, are shown in Figure 5.1. 
The inputs for the senone score module (SSM) fall into five groups.  
1) Clock signal clk and reset signal reset, which are used by all its sub-modules. 
2) 1-bit input ready signal ird, indicating whether the input data is valid. 
163 
3) 32-bit signal feat, representing one value from the feature vector in each of the 
speech frame. 
4) 32-bit signal mean and var, representing the mean value and variance value 
from the mean vector and variance vector in each senone. 
5) 32-bit signal dval and mixw, representing the pre-computed log reciprocal term 
and mixture weight of each Gaussian in each senone. 
  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.1 INTERFACE OF THE SENONE SCORE MODULE (SSM) 
The signals feat, mean and var are required by each BCM. Therefore the number of 
them depends on the parallel number. The outputs for the SSM include a 1-bit output 
ready signal ord, indicating whether the output score is valid, and a 32-bit signal score, 
representing the senone score calculated. 
The architecture of SSM is shown in Figure 5.2 and consists of six main modules. 
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FIGURE 5.2 MAIN MODULES IN THE SENONE SCORE MODULE (SSM) 
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1) basic calculation module (BCM) m_fmv; 
2) parallel adder module (PAM) m_fmvadd; 
3) DVAL calculation module (DCM) m_dvalsub; 
4) Gaussian score calculation module (GSCM) m_gauscr; 
5) senone score calculation module (SSCM) m_scoreadd; 
6) delay module m_delaybit (1-bit) and m_delay (32-bit). 
 
In additional, three internal modules used for testing the different levels of SSM are  
1) the parallel module (PM) m_fmvxx, including BCM, PAM and a 1-bit delay 
module; 
2) the DVAL module (DM) m_dvalxx, including PM, DCM and a 32-bit delay 
module; 
3) the Gaussian score module (GSM) m_gauscrxx, including DM, GSCM and 32-
bit delay module. 
The calculations performed in each module in SSM are mapped to the calculations in 
the C code for mgau_eval, and these are shown in Figure 5.3. The details of these 
modules are explained in the following sections. 
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FIGURE 5.3 THE CALCULATIONS PERFORMED IN EACH MODULE IN SSM 
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The basic calculation module (BCM) m_fmv performs the most fundamental calculation 
in mgau_eval, which is shown in equation (5.1), 
390 2 d iere var[ i]  ,whmean[ i] )(feat[ i]fmv[ i]   (5.1) 
It is these calculations that are implemented in parallel to speed up the implementation. 
If implemented in a serial manner, the total number of times BCM is called for each 
frame of speech is equal to the product of the vector length, the number of mixture 
Gaussians in each senone and the total number of senones. As the typical vector length 
is 39, the number of mixture Gaussians in each senone is 8 and the total number of 
senones is 1102, this results in calling BCM 343,824 times for each frame of speech. 
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As each second of speech has 100 frames, BCM would need to be called 34,382,400 
times a second. Although this would EHUHGXFHGE\6SKLQ[¶VVSHHG-up techniques as 
explained in section 3.2.6, the BCM would still be called more than 24,067,680 times. 
If implemented in parallel, there is a potential to dramatically reduce the elapsed 
calculation time.  
The interface of the BCM is shown in Figure 5.4.  
 
FIGURE 5.4 INTERFACE OF BASIC CALCULATION MODULE (BCM) 
There are six inputs to the BCM. The first three inputs are the feature value for the 
input speech and the mean and variance values for a senone, all of which are 32-bit 
integers. The global clock signal (clk) and the global reset signal (reset) are used by all 
modules in the design and the input ready signal (ird) indicates whether the current 
feature, mean and variance values are all valid. 
The internal architecture of the BCM is shown in Figure 5.5. It includes one 32-bit 
subtraction unit, two 32-bit multipliers, five 32-bit registers and two 1-bit registers. 
Both the subtraction unit and the multiplier are combinational in operation, but their 
outputs are directed to a register to enable their results to be synchronised and made 
available one cycle after the rising edge in which they are calculated. The calculations 
of the square of the difference between the feature and mean, as shown in Figure 5.5, 
takes two clock cycles, so a two-register delay is inserted into the variance data path to 
retrain synchronisation. One further cycle is then needed to determine the fmv value, so 
three clock cycles in total are needed to obtain the output from BCM. 
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FIGURE 5.5 ARCHITECTURE OF BASIC CALCULATION MODULE (BCM) 
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At each rising clock edge, a new feature value, mean value and variance value are fed 
into the BCM. The length of feature, mean and variance vectors are all 39. If only a 
single BCM is used, 39 separate input units need to be provided. By implementing a 
number of parallel BCM units, the number of cycles required to input the vector set can 
be reduced. The relationship between the number of parallel BCM units and the number 
of input cycles required is shown in Table 5.1. 
TABLE 5.1 THE NUMBER OF CYCLES REQUIRED TO PROVIDE ALL INPUT DATA FOR ONE 
GAUSSIAN 
Number of parallel BCM 
units 
Number of cycles required 
to provide one Gaussian 
data 
1 39 
2 20 
3 13 
4 10 
5 8 
6 7 
7 6 
8 and 9 5 
10 to 12 4 
13 to 19 3 
20 to 38 2 
39 1 
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The parallel adder module (PAM) m_fmvadd is used to combine multiple fmv values 
into one value fmvxx using several levels of additions depending on the number of 
parallel BCM units, as shown in the equation (5.2), 
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where P is the number of parallel BCM units to be added. As adders implemented in 
hardware generally have only two inputs, calculation time is minimised by using a 
parallel layered architecture. 
Depending on the number of parallel BCM units, a different number of PAM units 
needs to be generated and organised in a parallel layer and suitably cascaded. The PAM 
is not needed if there is only one BCM unit. For two parallel BCM units, a single adder 
layer is needed (as shown in Figure 5.6), and for three parallel BCM units two layers of 
adders are needed (as shown in Figure 5.7).  
 
FIGURE 5.6 ARCHITECTURE OF PARALLEL ADDER MODULE (PAM) FOR TWO PARALLEL BCM 
UNITS 
The number of parallel BCM units is used to generate the structure of the PAM units. 
The relationship between the number of parallel BCM units and the number of layers of 
adders needed in PAM is shown in Table 5.2, whereas each layer of adders needs one 
clock cycle, which is equal to the number of adder layers. 
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FIGURE 5.7 ARCHITECTURE OF PARALLEL ADDER MODULE (PAM) FOR THREE PARALLEL 
BCM UNITS  
TABLE 5.2 THE NUMBER OF LAYERS OF ADDERS NEEDED IN PAM 
Number of parallel BCM 
units 
Number of layers of 
adders needed in PAM 
1 0 
2 1 
3 and 4 2 
5 to 8 3 
9 to 16 4 
17 to 32 5 
33 to 39 6 
 
For each layer of the adder inside the PAM, a generalised module m_addxx, called sub-
PAM, is used. This sub-PAM can be automatically created according to the number of 
inputs (denoted as N) to it. The basic units inside sub-PAM are a two-input basic adder 
and register. As shown in Figure 5.7, when three parallel BCM units are implemented 
in parallel, the numbers of inputs to the first sub-PAM and second sub-PAM are 3 and 
2 respectively. The architectures for those sub-PAMs are shown in Figure 5.8 and 
Figure 5.9 respectively.  
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FIGURE 5.8 ARCHITECTURE OF SUB-PAM WITH THREE INPUTS 
 
FIGURE 5.9 ARCHITECTURE OF SUB-PAM WITH TWO INPUTS 
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If N is an even number, a N/2 two-input basic adder but no register is needed. Each two 
inputs are added together, producing N/2 outputs for a sub-PAM. If N is an odd 
number, a (N-1)/2 two-input basic adder and one register is needed. The last input is 
delayed by one cycle and each pair of the rest of the inputs is added together. So the 
number of outputs for a sub-PAM is (N-1)/2+1.  
The parallel module (PM) m_fmvxx provides the architecture which can generate 
multiple parallel BCM units and the corresponding PAM according to the parallel 
number. In PM, a 1-bit delay module m_delaybit is included to generate the output 
ready signal (ord), which is always three clock cycles after the input ready signal (ird) 
as this is further used by PAM as an indicator to indicate the fmvxx value is ready. If 
implemented in parallel with two parallel BCM units, the architecture of PM is shown 
in Figure 5.10. 
Because the BCM always takes three cycles to complete, the total number of clock 
cycles spent in the PM for different parallel number is only dependent on the cycles 
spent on PAM. From the Table 5.2, the number of cycles spent in PM can be worked 
out, which is shown in Table 5.3. 
TABLE 5.3 THE NUMBER OF CYCLES SPENT IN PM 
Number of parallel BCM units  Number of cycles 
1 3 
2 4 
3 and 4 5 
5 to 8 6 
9 to 16 7 
17 to 32 8 
33 to 39 9 
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FIGURE 5.10 ARCHITECTURE OF PM FOR TWO PARALLEL BCM UNITS 
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The interface of the DVAL calculation module (DCM) is independent of the 
number of parallel BCM units and is shown in Figure 5.11. 
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FIGURE 5.11 INTERFACE OF DVAL CALCULATION MODULE (DCM) 
Apart from the global clock signal (clk) and the global reset signal (reset), the inputs for 
the DCM are: the initial value of dval, the fmvxx value from PAM and the output ready 
signal ird from PAM. The outputs for DCM are the final dval value for each vector and 
the output ready signal for dval. The calculations performed in DCM are shown in 
equation (5.3), 
 ][__
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jfmvxxdvalinitialdvalfinal    (5.3) 
where P is the number of BCMs. 
For the case where there are 39 parallel BCM units, the fmvxx value from PAM is the 
required value for one Gaussian, and so the DCM is just a subtraction unit with an 
output register, with its output available after one clock cycle. This case is shown in 
Figure 5.12. 
When there are fewer than 39 Parallel BCM units, the output from the PAM is only one 
part of the required fmvxx value for one Gaussian. When the first part of fmvxx is 
available, it is subtracted from the initial dval value. Then the temporary dval value 
needs to be stored and fed back to the subtraction unit. When the next part of the fmvxx 
value is ready, the subtraction unit is re-used to get the dval value. This process is 
repeated until all of fmvxx inputs for one Gaussian have been applied. A counter is 
initialised according to the number of subtractions required in a particular 
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implementation and decremented as each part of fmvxx is subtracted. The architecture 
of DCM for this case is shown in Figure 5.13.  
 
FIGURE 5.12 ARCHITECTURE OF DCM FOR 39 PARALLEL BCM UNITS  
The initial dval value and the first part of fmvxx should be available to DCM at the 
same time. So a 32-bit delay module m_delay is used to delay the initial dval value for 
a given number of cycles, which is equivalent to the cycles spent in PM, as shown in 
Table 5.3. The delay module m_delay is implemented as a series of registers. Its 
architecture for two parallel BCM units is shown in Figure 5.14 to introduce a 4-cycle 
delay for the initial dval value. 
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FIGURE 5.13 ARCHITECTURE OF DCM FOR FEWER THAN 39 PARALLEL BCM UNITS  
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FIGURE 5.14 ARCHITECTURE OF 32-BIT DELAY MODULE FOR TWO PARALLEL BCM UNITS 
The DVAL module (DM) m_dvalxx, including PM, DCM and the 32-bit delay module, 
is used to test whether the final dval is the same as that produced by the Sphinx3 code. 
When two parallel BCM units are implemented in parallel, its architecture is shown in 
Figure 5.15. 
 
FIGURE 5.15 ARCHITECTURE OF DM FOR TWO PARALLEL BCM UNITS 
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The interface of the Gaussian score calculation module (GSCM) m_gauscrxx is shown 
in Figure 5.16.  
 
FIGURE 5.16 INTERFACE OF GAUSSIAN SCORE CALCULATION MODULE (GSCM) 
The GSCM is used to calculate the Gaussian score using 
mixwfincpdvaldistfloorgauscr !! ) )3( , min(   (5.4) 
whose operations include: 
1) scaling down the dval value by right shifting, where incp3 is the power of the 
scaled factor, 
2) comparing the dval value with the floor value distfloor, 
3) multiplying by the multiplication factor f, 
4) adding the mixture weight mixw. 
Because incp3, distfloor, and f remain the same, they are passed to the GSCM as 
generic values. This means that the first three operations above are between the input 
dval and constant numbers. Each of the above operations can be done in just one clock 
cycle. The architecture of GSCM is shown in Figure 5.17. 
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FIGURE 5.17 ARCHITECTURE OF GAUSSIAN SCORE CALCULATION MODULE (GSCM) 
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The 32-bit delay module is used to delay the input mixture weight in_mixw by a fixed 
number of clock cycles until the outputs from the DM are ready. The number of delay 
cycles is always one more cycle than those shown in Table 5.3. 
The Gaussian score module (GSM) m_gauscrxx, including DM, GSCM and a 32-bit 
delay module, is used for testing whether the Gaussian score agrees with the value 
formed using the Sphinx 3 code. Its architecture is shown in Figure 5.18 when two 
parallel BCM units are implemented in parallel. 
 
FIGURE 5.18 ARCHITECTURE OF GSM FOR TWO PARALLEL BCM UNITS 
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The senone score calculation module (SSCM) computes the score by summing the 
Gaussian scores gauscr outputted from GSM. Its interface is shown in Figure 5.19. 
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FIGURE 5.19 INTERFACE OF SENONE SCORE CALCULATION MODULE (SSCM) 
The calculations included in SSCM are shown in equation (5.5), 
¦
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])[,(_3log    (5.5) 
where G is the number of mixture Gaussians. When there is only one Gaussian in a 
senone, the SSCM is not needed as the senone score is just equal to the Gaussian score. 
When the number of mixture Gaussians in one senone is 2, 4 or 8, the SSCM is a 
recursive adder. A counter is used by SSCM to perform the appropriate number of 
additions to ensure the sum of every Gaussian score has been formed. The senone score 
is firstly initialised to the value of the logarithm of zero, and the incoming Gaussian 
scores are then added in a recursive manner. After each addition, a partial senone score 
is stored to be used for next addition. The architecture of SSCM is shown in Figure 
5.20. 
Both the Gaussian scores and the senone scores use logarithmic values and the addition 
of two scores is performed by using a logarithmic look-up table rather than by the 
logarithmic domain calculations, which speeds up the calculation in the original Sphinx 
3 source code. The resolution of this look up table is one and the size of the table is 
dependent on the logarithmic base used in the Sphinx 3.  
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FIGURE 5.20 ARCHITECTURE OF SENONE SCORE CALCULATION MODULE (SSCM) 
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This addition operation is implemented in the logarithmic domain addition module 
called sub-SSCM. Its interface is shown in Figure 5.21. 
 
FIGURE 5.21 INTERFACE OF SUB-SSCM 
The sub-SSCM performs the following operations.  
1) Initialisation part, m_pqdr_nreg (shown in Figure 5.22), which takes the senone 
and Gaussian scores as input, and outputs the absolute difference between them 
and the larger score. 
2) The logarithmic calculation part, m_addtable_nreg (shown in Figure 5.23), 
which takes the absolute difference output form initialisation part and outputs 
the result from the look-up table stored in ROM. 
3) An adder, m_add_nreg, to sum the larger score produced from the initialisation 
part with the results from the logarithmic calculations in order to determine the 
senone score. 
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FIGURE 5.22 ARCHITECTURE OF INITIALISATION PART OF SUB-SSCM 
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FIGURE 5.23 ARCHITECTURE OF LOGARITHMIC CALCULATION PART OF SUB-SSCM 
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By adding registers in different positions between these three parts, four versions of 
sub-SSCM are available: one 1-cycle, one 2-cycle and one 3-cycle, which would give 
different maximum frequency that sub-SSCM can run on.  
The architectures of three versions are shown in Figure 5.24. The potential clock 
frequency would be highest if the 3-cycle version of m_logadd is used, as the partial 
results can be stored in internal registers, but the realisable clock frequency would be 
lowest for the 1-cycle version as all the additions need to be carried out before the 
results are stored. When the number of parallel BCM units is less than 13, the interval 
between the calculations of consecutive Gaussians is greater than three cycles, so the 3-
cycle version could be used to permit the highest system frequency. With 20 parallel 
BCM units, the interval is 2 cycles, so that a 2-cycle addition can be used. For 39 
parallel BCM units, the interval is one cycle and the 1-cycle adder could be used.  
 
 
(a) 1-cycle version 
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(b) 2-cycle version 
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(c) 3-cycle version 
FIGURE 5.24 ARCHITECTURE OF SUB-SSCM 
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At this point, all of the essential modules for building the parallel senone score module 
(SSM) have been introduced. It can be built from GSM and SSCM and its architecture 
is shown in Figure 5.25 when two parallel BCM units are implemented in parallel. 
 
FIGURE 5.25 ARCHITECTURE OF SENONE SCORE MODULE (SSM) FOR TWO PARALLEL BCM 
UNITS 
The total number of clock cycles spent in SSM according to the number of parallel 
BCM units is shown in Table 5.4. 
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For test purposes, the on-chip ROM on the FPGA is used to store the speech feature 
and senone data, which are required by the SSM. The data in the ROM cannot be 
changed at run time. However, it is relatively easy to design and control ROMs of 
different sizes, simplifying the automatic generation of a parameterised system. The 
multiple input data for the number of parallel BCM units can be easily output from the 
on-chip ROMs. The interface of the on-chip ROM data module (ROM-DM) for a single 
and two parallel BCM units is shown in Figure 5.26. 
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TABLE 5.4 THE NUMBER OF CYCLES SPENT IN SSM 
Number of parallel BCM 
units 
Number of cycles spent in SSM 
Use 1-cycle 
m_logadd 
Use 2-cycle 
m_logadd 
Use 3-cycle 
m_logadd 
1 6 7 8 
2 7 8 9 
3 and 4 8 9 10 
5 to 8 9 10 11 
9 to 16 10 11 12 
17 to 32 11 12 N/A 
33 to 39 12 N/A N/A 
 
*  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.26 INTERFACE OF ON-CHIP ROM DATA MODULE (ROM-DM)!
 
The input signals are independent on the number of parallel BCM units, and these are 
the global clock signal clk, the global reset signal reset, the chip enable signal ienable 
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and the chip select signal iselect. The output out_ird, which is used to indicate whether 
current outputs are valid, the mixture weight mixw and the initial value dval are also not 
affected by the number of parallel BCM units. There is only one mixw and one dval 
value in each Gaussian, which are not used by the parallel BCM units. So the number 
of mixw and dval are fixed. The numbers of outputs for feat, mean and variation are 
each equal to the number of parallel BCM units. 
The main modules included in the ROM-DM are shown in Figure 5.27. 
The ROM-DM includes the following modules: 
1) ROM read control module (ROM-RCTL), m_fmci; 
2) ROM feature module (ROM-FEAT), m_rom_featxx;  
3) ROM mean module (ROM-MEAN), m_rom_meanxx; 
4) ROM variance module (ROM-VAR), m_rom_varxx; 
5) ROM DVAL module (ROM-DVAL), m_rom_dval; and  
6) ROM mixture weight module (ROM-MIXW), m_rom_mixw. 
As shown in Figure 5.27, the ROM-RCTL can be configured by the number of parallel 
BCM units, the number of feature vectors and the number of senones and Gaussians. 
The capacity of ROM-FEAT is set according to the number of feature vectors in the 
speech. Also the capacity of ROM-MEAN, ROM-VAR, ROM-DVAL and ROM-
MIXW can be configured by the number of senones and Gaussians. In addition, ROM-
FEAT, ROM-MEAN and ROM-VAR are the same type of on-chip ROMs from which 
the number of outputs can been configured by the number of parallel BCM units. The 
ROM-DVAL and ROM-MIXW are not affected by the number of parallel BCM units. 
The operations of these modules are further explained in the following sections. 
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FIGURE 5.27 MAIN MODULES INCLUDED IN ON-CHIP ROM DATA MODULE (ROM-DM) 
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The on-chip ROM read control module (ROM-RCTL) m_fmci shown in Figure 5.28 
generates the control signals for the remainder of the ROM modules, including the 
ready signal out_ready to read ROM data and addresses for each ROM. The details of 
each output from this module are shown in Table 5.5 and the control signals that are 
generated from ROM-RCTL are shown in Figure 5.29. 
!
FIGURE 5.28 INTERFACE OF ON-CHIP ROM READ CONTROL MODULE (ROM-RCTL) 
TABLE 5.5 OUTPUTS FROM ON-CHIP ROM READ CONTROL MODULE (ROM-RCTL) 
Signal Description 
out_f index of the speech feature vector, from 0 to number_of_features -1 
out_m index of senone, from 0 to number_of_senones -1 
out_c index of Gaussian in current senone 
out_mc consecutive index for every Gaussian in every senone, which provide 
another way to access the Gaussian in each senone 
out_i the index of the feature vector, mean vector and variation vector 
out_ird Signal indicating whether the outputs from all of the ROMs are valid 
or not 
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FIGURE 5.29 REQUIRED OUTPUTS FROM ROM-RCTL 
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Several internal counters are used to generate the results shown in Figure 5.29. After 
the ROM-RCTL is reset, enabled and selected, all of the read addresses for the ROMs 
are counted up from 0. The counter generating out_i, counts up from 0 until all 39 
values been covered and in steps equal to the number of parallel BCM units. Once 
completed, out_mc increments before out_i begins its next count. The maximum value 
for out_mc is equal to the product of the number of senones and the number of 
Gaussians. Once this has been reached, out_f begins incrementing and the above cycle 
repeats until all speech vectors have been processed. Note that Figure 5.29 only shows 
the required outputs from ROM-RCTL when the number of parallel BCM units is 
between 1 and 5 inclusive. For a larger number of parallel BCM units, the outputs from 
ROM-RCTL can be generated in the same way. 
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The ROM-FEAT, ROM-MEAN and ROM-VAR have the same interfaces and their 
designs are affected by the number of parallel BCM units. The interfaces for ROM-
FEAT implemented with a single BCM unit and with two parallel BCM units are 
shown in Figure 5.30. 
!  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.30 INTERFACE OF ROM-FEAT MODULE!
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In contrast, ROM-DVAL and ROM-MIXW have the same interface, which is not 
affected by the number of parallel BCM units. The interface for the ROM is shown in 
Figure 5.31. 
!
FIGURE 5.31 INTERFACE OF ROM-DVAL MODULE!
The architectures of the ROMs are built from basic combinational gates and registers 
and are not shown here. The details of the ROMs can be found in the VHDL code in 
Appendix H. 
The storage needed for ROM-FEAT depends on the number of feature vectors. Each 
feature vector is 39 dimensions, and with each element requiring 32 bits of storage, 
1280 bits are needed in total. The storages needed for ROM-MEAN, ROM-VAR, 
ROM-DVAL and ROM-MIXW are dependent on the number of senones and the 
number of Gaussians in each senone. For each Gaussian, the capacity required to store 
each of the mean and variance values is 1280 bits (39-dimension vectors with each 
vector element requiring 32 bits of storage). For each Gaussian, the dval and mixw are 
just 32-bit values rather than vectors. For each senone with eight Gaussians, the size of 
mean and var ROMs requires 9984 bits, and dval and mixw ROMs needs256 bits. 
The total data produced by the on-chip ROM module at each clock cycle depends on 
the number of parallel BCM units and their relationship is shown in Table 5.6. These 
data are processed by the senone score module (SSM) at each clock cycle.  
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TABLE 5.6 DATA OUTPUT FROM ROM-DM (BITS/CYCLE) 
Number 
of 
parallel 
BCM 
units  
ROM- 
FEAT 
ROM-SENONE ROM-DM 
ROM- 
MEAN 
ROM- 
VAR 
ROM- 
DVAL 
ROM- 
MIXW 
low high 
1 32 32 32 32 32 96 160 
2 64 64 64 32 32 192 256 
3 96 96 96 32 32 288 352 
4 128 128 128 32 32 384 448 
5 160 160 160 32 32 480 544 
6 192 192 192 32 32 576 640 
7 224 224 224 32 32 672 736 
8 256 256 256 32 32 768 832 
10 320 320 320 32 32 960 1024 
13 416 416 416 32 32 1248 1312 
20 640 640 640 32 32 1920 1984 
39 1248 1248 1248 32 32 3744 3808 
 
For ROM-FEAT, each clock cycle produces a number of bits that is a multiple of 32 
(the data width). For ROM-MEAN and ROM-VAR, the number of bits produced in 
each cycle is the same as that of ROM-FEAT. For ROM-DVAL and ROM-MIXW, the 
outputs are only updated when one whole mean or variance vector has been produced. 
By first including and then excluding the outputs from ROM-DVAL and ROM-MIXW, 
the total number of bits that could be outputted from ROM-DM is shown as low and 
high in Table 5.6. These data are then further processed by the senone score module 
(SSM) at each clock cycle. With a 10 MHz clock frequency, the throughput for ROM-
DM ranges from 1.49 Gbit/s to 35.46 Gbit/s when the number of parallel BCM units is 
changed from 1 to 39. 
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The on-chip ROM data module (ROM-DM) m_dataxx is combined with the senone 
score module (SSM) m_scorexx to form the complete design, denoted as SSM-ROM, 
m_dataxxscorexx. The interface and architecture of SSM-ROM is shown in Figure 5.32 
for a single BCM. The interface for SSM-ROM is independent of the number of 
parallel BCM units. 
 
(A) INTERFACE 
 
(B) ARCHITECTURE WHEN IMPLEMENTED WITH A SINGLE BCM UNIT 
FIGURE 5.32 SENONE SCORE MODULE WITH ON-CHIP ROM DATA MODULE (SSM-ROM)!
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The second data module for the senone score module (SSM) is the on-chip BRAM data 
module (BRAM-DM), in which all of the required speech feature and senone data are 
stored as block RAMs (BRAMs) on the FPGA. Unlike the distributed RAM that is built 
from the general-purpose logics, the BRAM is a dedicated, configurable memory to 
store and manipulate a large amount of data. This design takes advantage of the BRAM 
resources which are available on most of the recent FPGAs. There are many types of 
BRAMs, that vary in terms of how many inputs and outputs are provided and whether 
they can be accessed simultaneously. In the current work the BRAM has a single input 
and a single output, and only one operation (either read or write) can be performed in 
any given clock cycle. This is appropriate here as all data can be loaded into the BRAM 
before they are needed for senone score calculations.  
As the feature and senone values need to be changeable in practical implementations, 
the ROM-DM solution is only suitable for testing purpose. For the BRAM-DM, the 
data for the feature vector and the senone parameters can be changed simply by 
enabling the BRAM-DM modules in write mode. In addition, the BRAM-DM has some 
advantages over ROM-DM, namely that once all of the data have been loaded, the 
BRAM-DM can be switched into read mode and functions as ROM-DM does. The 
BRAM-DM can also be parameterised at the top level, allowing the total number of 
BRAMs and the capacity of each BRAM to be automatically adjusted according to the 
number of parallel BCM units. 
The interfaces of on-chip BRAM data module (BRAM-DM) m_bram_dataxx for single 
BCM unit and two parallel BCM units are shown in the Figure 5.33. 
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(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.33 INTERFACE OF ON-CHIP BRAM DATA MODULE (BRAM-DM)!
Compared to the inputs of ROM-DM, seven additional inputs are used in BRAM-DM 
for storing data on BRAMs. These extra inputs are in_data, iwrite, iValidWrite_feat, 
iValidWrite_mean, iValidWrite_var, iValidWrite_dval and iValidWrite_mixw. The 
signal iwrite is used to indicate whether the BRAM-DM is in write mode and all the 
data needed to be stored in BRAM are provided via the in_data input port. The 
remaining five inputs are used to indicate whether the type of input data is the feature, 
mean, variance, DVAL value or mixture weight. Once the BRAM-DM has been loaded 
with data, its operations in read mode to supply data to SSM are the same as the ROM-
DM. The outputs for BRAM-DM are the same as that for ROM-DM. The main 
modules included in BRAM-DM are shown in Figure 5.34. 
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FIGURE 5.34 ARCHITECTURE OF ON-CHIP BRAM DATA MODULE (BRAM-DM)!
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Compared to the modules in ROM-DM, BRAM-DM has the similar modules, which 
are: 
1) BRAM read control module (BRAM-RCTL), m_fmci; 
2) BRAM feature module (BRAM-FEAT), m_bram_unitxx;  
3) BRAM mean module (BRAM-MEAN), m_bram_unitxx; 
4) BRAM variance module (BRAM-VAR), m_bram_unitxx; 
5) BRAM DVAL module (BRAM-DVAL), m_bram_unit; and  
6) BRAM mixture weight module (BRAM-MIXW), m_bram_unit. 
BRAM-RCTL can be configured by the number of parallel BCM units, the number of 
feature vectors and the number of senones and Gaussians. The memory requirement of 
BRAM-FEAT is determined by the number of feature vectors in the speech and that of 
BRAM-MEAN, BRAM-VAR, BRAM-DVAL and BRAM-MIXW can be configured 
by the number of senones and Gaussians. In BRAM-FEAT, BRAM-MEAN and 
BRAM-VAR, the numbers of outputs provided is configured by the number of BCM 
units operating in parallel, and they can be built from the parallel BRAM module 
(BRAM-PARALLEL) m_bram_uintxx. For BRAM-DVAL and BRAM-MIXW, the 
numbers of outputs provided are not changed by the number of BCM units in parallel 
and they can be built from the basic BRAM module (BRAM-BASIC) m_bram_unit. 
The design of BRAM-DM is more complex than that of the ROM-DM. In order to 
generate the same number of outputs from BRAM-PARALLEL as the number of 
parallel BCM units, this number of individual BRAMs should be defined inside each 
BRAM-PARALLEL. For the same quantity of data for feature, mean and variance, an 
increase in the number of individual BRAMs results in a reduction of the memory 
required for the individual BRAMs. Another difficulty in the design of BRAM-
PARALLEL is that the different write control signals for each individual BRAM needs 
to be generated automatically according to the number of parallel BCM units. This is 
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necessary as there is only one input port for the entire BRAM-DM, but there are many 
individual BRAMs to be populated. 
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The interfaces of the on-chip BRAM read control module (BRAM-RCTL) are shown in 
Figure 5.35. The inputs for BRAM-RCTL are the same as those for ROM-CTL. The 
output readenable from BRAM-RCTL is equivalent to output out_ready in the ROM-
CTL. The differences between the two implementations are due to the read addresses 
required for the individual BRAMs.  
As shown in Figure 5.35, only three read addresses are generated, which are raddr_feat 
for BRAM-FEAT, raddr_mean for BRAM-MEAN (also used for BRAM-VAR) and 
raddr_dval for BRAM-DVAL (also used for BRAM-MIXW). For the read address 
raddr_feat and raddr_mean, their widths are determined according to the number of 
parallel BCM units, as the storage capacity requirement of individual BRAMs is 
different. These control signals that are generated from BRAM-RCTL are shown in 
Figure 5.36. 
  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.35 INTERFACE OF ON-CHIP BRAM READ CONTROL MODULE (BRAM-RCTL)!
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FIGURE 5.36 REQUIRED OUTPUTS FROM BRAM-RCTL 
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The signals raddr_feat and raddr_dval outputted from BRAM-RCTL are generated in 
the same way as out_f and out_mc signals from ROM-RCTL respectively. The signal 
raddr_mean from BRAM-RCTL is related to, but different, from out_i provided by 
ROM-RCTL. The step used for the counter that generates raddr_mean is always 1 
regardless of the number of parallel BCM units, and is only reset to 0 when the reset 
signal is valid. As the number of parallel BCM units increases, the maximum number 
for the raddr_mean counter is reduced, which can be obtained from 
1
39
intmax ¸
¹
·¨
©
§ 
P
N  Nraddr_mean GS    (5.6) 
where SN is the number of senones, GN is the number of Gaussians in each senone and 
P is the number of parallel BCM units. The way that BRAM-RCTL generates the read 
address is dependent on the way that the data are stored, which is further explained in 
section 5.3.3. 
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Both BRAM-DVAL and BRAM-MIXW are built from the basic BRAM module 
(BRAM-BASIC) m_bram_unit. Its interface and architecture are not affected by the 
number of parallel BCM units as shown in Figures 5.37 and 5.38 respectively. 
Inside the BRAM-BASIC there are two sub-modules, the write control module 
(BRAM-BASIC-WCTL) m_bram_wctl and the individual BRAM module 
m_bram_dp1w1r (BRAM-1W1R) as well as an output register. 
The BRAM-BASIC-WCTL processes the signals from the higher layer and generates 
the essential write control signals for BRAM-1W1R, namely the chip enable signal cen, 
the write enable signal wen, the write address waddr, and the write data wdata. The 
interface and architecture of BRAM-BASIC-WCTL are shown in Figures 5.39 and 5.40 
respectively. 
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The BRAM-BASIC-WCTL resets the write address to 0 at the reset signal, then counts 
through the write addresses each time when new input data arrives. This value is 
registered before providing the write address for BRAM-1W1R. This counter is paused 
if the valid write signal iValidWrite and write enable signal iwrite are not set or if the 
read enable signal readenable is set. Once the maximum address is reached, the counter 
is reset and the BRAM-1W1R is refilled again and any data stored is overwritten.  
 
 
FIGURE 5.37 INTERFACE OF BASIC BRAM MODULE (BRAM-BASIC)!
 
FIGURE 5.39 INTERFACE OF WRITE CONTROL MODULE FOR BASIC BRAM MODULE (BRAM-
BASIC-WCTL)!
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FIGURE 5.38 ARCHITECTURE OF BASIC BRAM MODULE (BRAM-BASIC)!
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FIGURE 5.40 ARCHITECTURE OF THE WRITE CONTROL MODULE FOR BASIC BRAM MODULE 
(BRAM-BASIC-WCTL)!
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BRAM-1W1R implements the individual BRAM and the interface and architecture of 
BRAM-BASIC-WCTL are shown in Figures 5.41 and 5.42 respectively. 
The BRAM-1W1R operates as follows. 
1) If the chip enable signal cen is not set, no data can be written or read from 
BRAM-1W1R. 
2) If the write enable signal wen is set, BRAM-1W1R operates in write mode. The 
write data are written to the address provided by the write address signal waddr 
in BRAM-1W1R.  
3) If the write enable signal wen is not set, BRAM-1W1R operates in read mode 
using the address supplied in raddr. The data read from BRAM-1W1R are 
registered.  
 
FIGURE 5.41 INTERFACE OF INDIVIDUAL BRAM MODULE FOR BASIC BRAM MODULE 
(BRAM-1W1R) 
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FIGURE 5.42 ARCHITECTURE OF INDIVIDUAL BRAM MODULE FOR BASIC BRAM MODULE 
(BRAM-1W1R) 
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The BRAM-FEAT, BRAM-MEAN and BRAM-VAR are each built from the parallel 
BRAM module (BRAM-PARALLEL) m_bram_unitxx, with their numbers of outputs 
depending on the number of parallel BCM units. The interface of BRAM-PARALLEL 
is shown in Figure 5.43 when implemented with a single BCM unit and with two 
parallel BCM units. 
  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.43 INTERFACE OF PARALLEL BRAM MODULE (BRAM-PARALLEL)!
When implemented with a single BCM unit, the architecture of BRAM-PARALLEL is 
the same as that of BRAM-BASIC, having a parallel BRAM write control module 
(BRAM-PARALLEL-WCTL) m_bram_wctlxx, an individual BRAM module (BRAM-
1W1R) m_bram_dp1w1r and one output register. This is shown in Figure 5.44. 
When implemented with two parallel BCM units, BRAM-PARALLEL consists of one 
BRAM-PARALLEL-WCTL, two BRAM-1W1R and two output registers, which is 
shown in Figure 5.45. 
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FIGURE 5.44 ARCHITECTURE OF PARALLEL BRAM MODULE (BRAM-PARALLEL) WHEN 
IMPLEMENTED WITH A SINGLE BCM UNIT!
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FIGURE 5.45 ARCHITECTURE OF PARALLEL BRAM MODULE (BRAM-PARALLEL) WHEN 
IMPLEMENTED WITH TWO PARALLEL BCM UNITS!
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Inside the module, the number of individual BRAM units (BRAM-1W1R) is equal to 
the number of parallel BCM units, but the capacity of each BRAM-1W1R is reduced. 
The total data held by BRAM-PARALLEL is not affected.  
When BRAM-PARALLEL is in read mode, all the BRAM-1W1R are provided with 
the same address, providing a set of parallel number of values at each clock cycle. 
When BRAM-PARALLEL is in write mode, at any one clock cycle only one of the 
BRAM-1W1Rs is enabled to receive the input data. These chip enable signals and write 
enable signals for each BRAM-1W1R are generated by the write control module 
(BRAM-PARALLEL-WCTL) m_bram_wctlxx. When implemented with a single BCM 
unit and with two parallel BCM units, the interfaces for BRAM-PARALLEL-WCTL 
are shown in Figure 5.46.  
  
(A) WITH A SINGLE BCM UNIT    (B) WITH TWO PARALLEL BCM UNITS  
FIGURE 5.46 INTERFACE OF PARALLEL BRAM WRITE CONTROL MODULE (BRAM-
PARALLEL-WCTL) 
From this figure, it can be seen that the number of bits in the chip enable signal centxx 
and write enable signal wenxx depend on the number of parallel BCM units. The chip 
enable signal centxx is always valid when input data is loaded into BRAM-DM.  
The write enable signal wenxx should be generated in the way shown in Figure 5.47, so 
as store the sequential input data into the individual BRAM-1W1R according to the 
number of parallel BCM units. Vectors of 39-dimensional values for feature, mean or 
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variance data are stored in the manner shown in Figure 5.48. Note that Figures 5.47 and 
5.48 show only those cases when the number of parallel BCM units is in the range of 
one to five. When the number of parallel BCM units is greater than five, the required 
outputs for write enable signal wenxx and how the vectors of data are stored in BRAM-
1W1R can be worked out in the similar way. 
 
FIGURE 5.47 VECTORS OF DATA STORED IN INDIVIDUAL BRAM-1W1RS IN BRAM-
PARALLEL 
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FIGURE 5.48 REQUIRED OUTPUTS FOR WRITE ENABLE SIGNAL WENXX IN BRAM-PARALLEL-
WCTL 
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The on-chip BRAM data module (BRAM-DM) m_bram_dataxx is combined with the 
senone score module (SSM) m_scorexx to form the complete design, denoted as SSM-
BRAM, m_bram_dataxxscorexx. The interface of SSM-BRAM is shown in Figure 
5.49. 
 
FIGURE 5.49 INTERFACE OF SENONE SCORE MODULE WITH ON-CHIP BRAM DATA MODULE 
(SSM-BRAM)!
Compared to the interface of BRAM-DM, the interface of SSM-BRAM has one extra 
input signal iValidReadScore and two additional signals REG_SCORE and 
REG_DONE. REG_DONE is set when all the calculations are completed and the scores 
themselves can be read from REG_SCORE when iValidReadScore is set. The 
architecture of SSM-BRAM when implemented with a single BCM unit is shown in 
Figure 5.50. 
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FIGURE 5.50 ARCHITECTURE OF SENONE SCORE MODULE WITH ON-CHIP BRAM DATA 
MODULE (SSM-BRAM) WHEN IMPLEMENTED WITH A SINGLE BCM UNIT 
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Apart from SSM and BRAM-DM, two extra modules are required in the complete 
design, which are input register module (BRAM-REG) m_bram_inputreg and the 
output score BRAM module (BRAM-SCORE) m_bram_score. BRAM-REG ensures 
that all control signals and data input signals are stable for the BRAM -DM, which aids 
the interface of the test bench during hardware simulation. BRAM-SCORE stores the 
senone scores and makes them available after the calculation is complete. The 
dimension of BRAM-SCORE is affected by the number of feature vectors and the 
number of senones. BRAM-SCORE is built from the basic BRAM-BASIC, with the 
extension that both read and write control signals can also be generated. 
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This section explains the design of the test benches used to verify the hardware systems 
described previously in this chapter. The following modules are needed to be tested to 
verify that the hardware implementation of the mgau_eval function operates correctly. 
1) senone score module (SSM), m_scorexx; 
2) on-chip ROM data module (ROM-DM), m_dataxx; 
3) on-chip BRAM data module (BRAM-DM), m_bram_dataxx; 
4) senone score module with on-chip ROM data module (SSM-ROM), 
m_dataxxscorexx; 
5) senone score module with on-chip BRAM data module (SSM-BRAM), 
m_bram_dataxxscorexx. 
Although separate test benches have been developed for each of these modules, there is 
some commonality between the stimuli required. Principally, two main types of stimuli 
are created: the first that is described for the ROM-DM can also be used for the SSM-
ROM and the second that is developed for the BRAM-DM that can also be used for the 
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SSM-BRAM with a few modifications. Further, the output from either module ROM-
DM or BRAM-DM can be used as the stimulus for SSM. These two types of stimulus 
are introduced briefly in the following section. The details of all test benches can be 
found in the VHDL in Appendix H.  
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The test bench for ROM-DM is shown in Figure 5.51. There are only four stimuli 
provided by this test bench, namely the clock signal clk, the reset signal reset, the chip 
select signal iselect and the chip enable signal ienable.  
 
FIGURE 5.51 TEST BENCHES FOR ROM-DM, SSM-ROM AND SSM 
The stimuli from the test bench of ROM-DM are produced in the following sequence, 
which are visualised in Figure 5.52. 
1) Derive the clock signal clk is derived from the system clock. 
2) Reset the module by setting reset to 1 for at least one clock cycle and then 
setting reset to 0 for the remainder of the clock cycles. 
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3) De-select and un-enable the module by setting iselect to 0 and ienable to 0. 
4) Select and enable the module by setting iselect to 1 and ienable to 1. The ROM-
DM then starts to provide its data from cycle 3 as shown in Figure 5.52. 
5) After all the data have been outputted from ROM-DM, un-enable and de-select 
the module by setting ienable to 0 and iselect to 0. The ROM-DM stops to 
provide its data from cycle A+3 as shown in Figure 5.52. 
 
FIGURE 5.52 SIGNALS GENERATED BY THE TEST BENCHES FOR ROM-DM 
Although the number of signals generated from the test bench of ROM-DM is not 
affected by the number of parallel BCM units, the number of cycles (A) needed to 
provide all of the data from ROM_DM is dependent on the number of parallel BCM 
units, which can be calculated from 
¸
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int     (5.7) 
where FN is the number of feature vectors, SN is the number of senones, GN is the 
number of Gaussians in each senone and P is the number of parallel BCM units. 
As shown in Figure 5.51, the test bench for SSM-ROM is the same as that for ROM-
DM. and so the same stimulus shown in Figure 5.51 is used. Before testing SSM-ROM, 
the SSM is tested. In this case the test bench for SSM consisted of the test bench for 
ROM-DM in addition to the ROM-DM itself. The number of outputs from the test 
223 
bench for SSM is dependent on the number of parallel BCM units. When implemented 
with a single BCM unit and implemented with two parallel BCM units, the signals 
generated by test benches for SSM are shown in Figures 5.53 and 5.54. 
 
FIGURE 5.53 SIGNALS GENERATED BY TEST BENCHES FOR SSM WHEN IMPLEMENTED 
WITH A SINGLE BCM UNIT 
 
FIGURE 5.54 SIGNALS GENERATED BY TEST BENCHES FOR SSM WHEN IMPLEMENTED 
WITH TWO PARALLEL BCM UNITS  
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In both Figures 5.53 and 5.54, the ROM-DM begins to output data from cycle 3 and 
finish at cycle A+3. Note that the total number of cycles (A) required outputting all data 
from ROM-DM can be determined using equation (5.7). 
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The test bench for BRAM-DM is shown in Figure 5.55. In addition to the four stimuli 
provided by test bench for ROM-DM, seven additional stimuli are needed in the 
BRAM-DM test bench, namely write control signal iwrite, write data in_data, write 
valid signal for the feature iValidWrite_feat and the write valid signal for the senone 
that include iValidWrite_mean, iValidWrite_var, iValidWrite_dval and 
iValidWrite_mixw. 
 
FIGURE 5.55 TEST BENCHES FOR BRAM-DM AND SSM WHEN IMPLEMENTED WITH A 
SINGLE BCM UNIT 
The stimuli from the test bench of BRAM-DM are produced in the following 
sequences, as visualised in Figure 5.56. 
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FIGURE 5.56 SIGNALS GENERATED FOR BRAM-DM BY TEST BENCHES 
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1) Derive the clock signal clk from the system clock. 
2) Reset the module by setting reset to 1 for at least one clock cycle and then set 
reset to 0 for the remainder of the clock cycles. 
3) De-select and un-enable the module by setting iselect to 0 and ienable to 0. 
4) Select and enable the module by setting iselect to 1 and ienable to 1. Set the 
BRAM-DM to write mode by setting iwrite to 1. 
5) The data need to be initially stored in the BRAM so that they are available in 
the write data signal in_data from cycle 5 in Figure 5.56. As shown in Figure 
5.56, one speech feature vector is firstly made available and then the Gaussians 
from each senone are provided.  
6) At any given clock cycle, only one of the write valid signals iValidWrite_feat, 
iValidWrite_mean, iValidWrite_var, iValidWrite_dval or iValidWrite_mixw can 
be set to 1 to indicate to where the current write data should be stored.  
7) After cycle C+5 in Figure 5.56, all the data for the speech features and senones 
have been loaded into BRAM-DM, which is set to read mode by setting iwrite 
to 0.  
8) From cycle C+6, the data stored in BRAM-DM are read from the BRAM-DM. 
9) After all of the data have been outputted from BRAM-DM, un-enable and de-
select the module by setting ienable to 0 and iselect to 0. The BRAM-DM stops 
and provides data from cycle D+6 as shown in Figure 5.56. 
The total number of cycles used for loading data into BRAM-DM can be determined 
using 
)139(239  GSF NNN  C    (5.8) 
and the clock cycle at which the BRAM-DM halts to provide data can be found from  
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where FN is the number of feature vectors, SN is the number of senones, GN is the 
number of Gaussians in each senone and P is the number of parallel BCM units. 
The test bench for SSM-BRAM is similar to that for BRAM-DM described above, but 
with an additional stimulus iValidReadScore needed to generate the output scores saved 
in BRAM. The test bench for SSM-BRAM can be developed from the test bench for 
BRAM-DM, as shown in Figure 5.57. 
 
FIGURE 5.57 TEST BENCHES FOR SSM-BRAM 
The signals generated by the test bench for SSM-BRAM are shown in Figure 5.58. 
Before clock cycle D+5, the score read valid signal iValidReadScore should be set to 
zero and the rest of the signals remain the same, as shown in Figure 5.56. After clock 
cycle D+5, the chip enable signal ienable is set to 0 to indicate no more data needed to 
be outputted from BRAM-DM. From clock cycle D+6, the iValidReadScore set to 1 to 
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indicate the scores stored in BRAM-DM can be read. At clock cycle E+8, the 
iValidReadScore is set to 0 to indicate all of the stored scores have been produced. 
Finally the chip selection signals iselect is set to 0. 
 
FIGURE 5.58 SIGNALS GENERATED FOR SSM-BRAM BY TEST BENCHES 
The number of clock cycles used for reading the core can be found from 
SF NNDE      (5.10) 
where FN  is the number of feature vectors, SN  is the number of senones, D is worked 
out from equation (5.8). 
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This chapter has detailed the hardware design for the most time-consuming function 
mgau_eval. The entire design has been presented in four separate parts: the senone 
score module (SSM) for implementing the function mgau_eval itself in parallel; the on-
chip ROM data module (ROM-DM) to provide the fixed input data for SSM, the on-
chip BRAM data module (BRAM-DM) to provide the changeable data for SSM, as 
well as the test benches to test the designs mentioned above. 
The senone score module (SSM) has been parameterised on the top level, so that the 
different versions of the parallel implementations of the most time-consuming function 
mgau_eval can be generated easily according to the number of parallel BCM units. The 
SSM has been built from the following modules: basic calculation module (BCM), 
parallel adder module (PAM), DVAL calculation module (DCM), Gaussian score 
calculation module (GSCM), senone score calculation module (SSCM), a 1-bit version 
of the delay module and a 32-bit version of the delay module.  
ROM-DM has been introduced as the first data input module for SSM. In order to 
provide all the required data for SSM, ROM-DM has been designed to be configured 
according to the number of parallel BCM units. Five individual ROM modules have 
been designed, namely ROM-FEAT, ROM-MEAN, ROM-VAR, ROM-DVAL and 
ROM-MIXW. The read control module (ROM-RCTL) has also been designed to 
generate the signals which are essential to control these five ROMs. The ROM-DM has 
then been combined with SSM to create the complete design (SSM-ROM). 
The second data input module BRAM-DM for SSM has been designed to overcome the 
drawbacks of ROM-DM, in which the data provided to SSM cannot be changed. The 
BRAM-DM has the similar top level structure to ROM-DM, which includes the read 
control module (BRAM-RCTL) and five BRAM modules (BRAM-FEAT, BRAM-
MEAN, BRAM-VAR, BRAM-DVAL, BRAM-MIXW). These five modules are built 
from two types of BRAM modules, the basic BRAM module (BRAM-BASIC) for the 
last two and the parallel BRAM module (BRAM-PARALLEL) for the first three. Once 
all the data have been loaded into BRAM-DM during write mode, the BRAM-DM can 
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provide data to SSM in the same way as ROM-DM. The BRAM-DM has also been 
combined with SSM to create the complete design (SSM-BRAM). 
To verify the correctness of these designs, the test benches for SSM, ROM-DM, 
BRAM-DM, SSM-ROM and SSM-BRAM have also been developed and the stimuli 
that are provided by these test benches have also been explained. 
Two versions of hardware implementation of mgau_eval have now been developed, 
namely SSM-ROM and SSM-BRAM, which consist of the SSM with either the ROM-
DM or the BRAM-DM. In the next chapter, these designs are targeted to a range of 
FPGAs and the necessary resources and performance considerations needed to meet a 
range of implementation requirements are investigated.  
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This chapter focuses on verifying the VHDL designs introduced in the previous 
chapter, namely the senone score module (SSM), the on-chip ROM data module 
(ROM-DM), the on-chip BRAM data module (BRAM-DM), the SSM with on-chip 
ROM data module (SSM-ROM) and SSM with on-chip BRAM data module (SSM-
BRAM). The process of verification involved three parts: hardware synthesis to find 
out the most appropriate FPGAs that the designs can run on, hardware simulation to 
prove the correctness of the various parallel designs of mgau_eval and hardware 
implementation to demonstrate that the parallel hardware realisations can operate 
alongside the remainder of the Sphinx software. 
The first part of this chapter, describes the synthesis of the designs using Xilinx 
integrated synthesis environment (ISE) [118] to a wide range of target FPGAs, namely 
the VirtexE, Virtex5, Virtex6 and Virtex7 families. Using the available resources on the 
FPGAs, experiments are set up for each design by using the different numbers of 
parallel BCM units, feature vectors and senones. This permitted a wide range of 
investigations to determine appropriate resources and clock frequencies at which the 
designs can be executed.  
In the second part of this chapter, the designs are simulated using ModelSim [119]. 
Following the introduction of the simulation procedure, which includes the behavioural 
simulation and platform-based simulation, ModelSim is used to execute the models to 
assess both the functional and timing aspects. In this work, the main advantage of using 
simulations is the flexibility it affords in choosing FPGAs, with any of the available 
FPGAs in ISE being a possible target platform. The execution time required to perform 
the senone score calculations are also analysed in this part, so that the performance 
achieved by the design in different platform can be compared. 
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The third part of this chapter considers the hardware implementation of the SSM-ROM 
and SSM-BRAM designs on an ARM Integrator/AP evaluation board [120]. The 
Integrator/AP motherboard is configured to include an ARM9 core module to run C 
code to prepare data for execution on mgau_eval residing on an XCV2000E FPGA 
logic module. A brief introduction to the Integrator/AP and the advanced 
microcontroller bus architecture (AMBA) bus specification is presented to explain how 
the communication procedure performs. The design of interface for the implementation 
of SSM-ROM and SSM-BRAM in the Integrator/AP board is then described and the 
implementation used to generate performance results is described. 
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This section concentrates on the synthesis of the VHDL designs described in the 
previous chapter, namely SSM, ROM-DM, BRAM-DM, SSM-ROM and SSM-BRAM. 
The purpose of the synthesis is to find out what type of resources and their number are 
required to construct the designs and the maximum clock frequencies at which the 
designs can run in different FPGAs. This is presented in the following four sections: 
targeted FPGAs, experimental setup, FPGA resource utilisation and maximum clock 
frequency. 
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The FPGAs listed in Table 6.1 are targeted for synthesis and are chosen as they contain 
different mixes of logical resources, allowing the most appropriate platform to be 
identified. There are three main types of resource available in Xilinx FPGAs [121] that 
are most related to our design, namely basic configuration logic blocks (CLB), 
dedicated block RAM (BRAM) and advanced digital signal processing blocks 
(DSP48E). 
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TABLE 6.1 RESOURCES AVAILABLE IN SELECTED FPGAS  
Family FPGA CLB BRAM 
(Kb) 
DSP48E 
VirtexE 
XCV2000E 9600 655 N/A 
XCV3200E 16224 851 N/A 
Virtex5 
XC5VFX70T 6080 5328 128 
XC5VFX200T 16320 16416 384 
XC5VLX330T 25920 11664 192 
XC5VSX240T 18720 18576 1056 
Virtex6 
XC6VLX760 59280 25920 864 
XC6VSX475T 37200 38304 2016 
Virtex7 
XC7V2000T 152700 46512 2160 
XC7VX1140T 89000 67680 3360 
 
The XCV2000E FPGA is used in the hardware implementation using the ARM 
Integer/AP board as described in Section 6.3. The XCV3200E FPGA is the largest 
FPGA (in terms of resources available) in the VirtexE family. The XC5VFX70T FPGA 
is available in our research laboratory and although it is not used in the current work, it 
may be used in future experiments. The XC5VFX200T is the largest FPGA in the same 
group as the XC5VFX70T in the Virtex5 family.  
The last six FPGAs are also chosen from Virtex5, Virtex6 and Virtex7 families, 
because they are the FPGAs which include either the largest number of CLB or BRAM 
from its own family. In general, the more recent FPGA families can accommodate 
more feature vectors and senones in the ROM-DM or BRAM-DM implementations. 
As can be seen in Table 6.1, the VirtexE FPGAs only include CLBs and BRAMs, 
whereas all the other FPGAs also include DSP48E. The DSP48E in the Virtex5 FPGAs 
contains a 25 x 18 multiplier, a 48-bit adder and a 48-bit accumulator. The DSP48E 
resources in the Virtex6 and Virtex7 FPGAs are the same as those available in the 
Virtex5 FPGAs. 
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CLBs are the basic elements to construct logic. Although the CLB in all FPGA families 
consist of two slices, each slice includes different numbers of slice register and slice 
look-up table (LUT). Each slice in the VirtexE FPGA [122] consists of a two slice 
register and of two 4-input slice LUT, while each slice in a Virtex5 FPGA [123] 
consists of a four slice register and four 6-input slice LUT. Each slice Virtex6 [124] and 
Virtex7 FPGA [125] consists of an eight slice register and four 6-input slice LUT. Note 
that the LUTs in the CLB can also be used to create distributed RAM. After the designs 
are implemented in the targeted FPGA in ISE, the resource utilisation is presented in 
terms of percentage usages of registers, slice LUT, BRAMs and DSP48Es.  
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To cover the range of FPGAs investigated, two versions of integrated synthesis 
environment (ISE)s are used to synthesise the designs, namely ISE 8 (needed for 
VirtexE) and ISE13 (for the remaining FPGA).  
The senone score module (SSM) is only dependent on the number of parallel basic 
calculation module (BCM) units. The experiments in synthesising SSM are set up in the 
following way. 
1) The design is synthesised by ISE using the FPGAs shown in Table 6.1. 
2) For each targeted FPGA, although the designs with a number of parallel BCM 
units ranging from 1 to 39 have been generated, the number of parallel BCM 
units is only chosen from 1, 2, 3, 4, 5, 6, 7, 8, 10, 13, 20 and 39. This is because 
the designs with some number of parallel BCM units take the same amount of 
time to do the calculations for one Gaussian compared to the designs with 
smaller number of parallel BCM units as shown Table 5.1. 
For the remaining designs, ROM-DM, BRAM-DM, SSM-ROM and SSM-BRAM, the 
resource usage is dependent not only on the number of parallel BCM units, but also on 
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the number of feature vectors and number of senones that are stored. The synthesising 
experiments are set up in a different way, described below:  
1) The targeted FPGAs are divided into two groups: the smaller FPGAs (VirtexE 
and Virtex5) and the larger FPGAs (Virtex6 and Virtex7). For the first group, 
the number of senones stored in the designs is fixed at three, which is the 
minimum to allow the representation of these 3 transition states in a HMM 
model for one phoneme. Note that the number of speech feature vectors is also 
set at three. For the larger group, the number of senones stored in the designs is 
set at 102, which represents all of the CI phonemes in the AN4 database, Here 
the number of speech feature vectors is set to 100, which is sufficient for one 
second of speech.  
2) For each targeted FPGA, the number of parallel BCM units used in the 
investigation is 1, 2, 3, 4, 5, 6, 7, 8, 10, 13, 20 and 39, as discussed above. 
3) After the resource usages by the individual FPGA using different numbers of 
parallel BCM units have been generated, the maximum number of senones that 
can be implemented in the FPGA can be projected. 
The results for synthesising all of these designs are divided into two paths, namely 
FPGA resource utilisation and the maximum clock frequency available, and these are 
presented in sections 6.2 and 6.3 respectively. 
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Three types of resources have been used for building SSM, namely the slice register, 
slice LUT and DSP48E. Slice register is used to build registers and their usage for the 
senone score module (SSM) in the FPGAs is shown in Figure 6.1. For all of the 
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FPGAs, the percentage usage of the slice register increased according to the number of 
parallel BCM units, but all of the FPGAs have more than sufficient slice register 
resources available. 
   
(A) VIRTEXE AND VIRTEX5 FPGAS  (B) VIRTEX6 AND VIRTEX7 FPGAS 
FIGURE 6.1 SLICE REGISTER USAGE FOR SSM 
The slice LUT is mainly used to build the BCM unit or the ROM data. The slice LUT 
usage for SSM is shown in Figure 6.2. For larger number of parallel BCM units, the 
VirtexE FPGAs and XC5VFX70T FPGA have insufficient LUTs to implement the 
designs. Where there the utilisation figure is over 100%, the results indicate how many 
FPGAs of a given type may be needed to implement the design. For example, the figure 
of over 200% for the XCV2000E shows that it would be necessary to target three of 
these devices. 
For the VirtexE FPGAs, the percentages of slice LUT increased according to the 
number of parallel BCM units. Because the basic calculations needed in BCM unit can 
only be constructed from slice LUT.  
For the Virtex5 FPGAs, only a small percentage of slice LUT are utilised when the 
number of parallel BCM units is smaller than 13. Furthermore these values do not 
changed according to the number of parallel BCM unit, as the basic calculations needed 
in the BCM unit are constructed from the DSP48E units in the Virtex5 FPGAs. When 
the number of parallel BCM units is more than 13, the slice LUT usages for 
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XC5VFX70T and XC5VLX330T increased dramatically, as the DSP48Es are not 
sufficient in number to construct the basic calculations needed in the BCM unit and so 
the slice LUT is used instead. The slice LUT usage for XC5VSX240T is lower than 
that for XC5VFX200T, which are overlapped in the Figure 6.2(b). 
For the Virtex6 and Virtex7 FPGAs, the slice LUT usage for SSM remains almost the 
same when the number of parallel BCM units increases in these FPGA, the LUTs are 
mainly used for constructing the senone score calculation module (SSCM) which 
includes a logarithmic look-up table implemented in ROM. 
  !
(A) VIRTEXE AND VIRTEX5 FPGAS  (B) VIRTEX6 AND VIRTEX7 FPGAS 
FIGURE 6.2 SLICE LUT USAGE FOR SSM 
The DSP48E usage for SSM is shown in Figure 6.3. Note that there is no DSP48E 
available VirtexE FPGA, so the usage for them is shown as 0 in Figure 6.3(a). When 
the number of parallel BCM units is low, all of the Virtex5 FPGAs have sufficient 
DSP48E to implement the design, and the percentages of DSP48E increase according 
to the number of parallel BCM units. When the number of parallel BCM units is higher, 
only XC5VFX200T and XC5VSX240T have enough DSP48E to construct all the basic 
calculations required by the BCM unit.  
For XC5VFX70T and XC5VLX330T, the basic calculations required by the BCM unit 
are built from slice LUT once the DSP48E resources are exhausted. It can be seen from 
Figure 6.2(a) that the percentage of slice LUT used in XC5VFX70T and 
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XC5VLX330T increase dramatically when the number of parallel BCM units is 13 or 
more. 
   
(A) VIRTEXE AND VIRTEX5 FPGAS  (B) VIRTEX6 AND VIRTEX7 FPGAS 
FIGURE 6.3 DSP48E USAGE FOR SSM 
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The implementation of the on-chip ROM data module (ROM-DM) uses a combination 
of slice register and slice LUT. The percentage of slice register used by the FPGAs in 
implementing the on-chip ROM is shown in Figure 6.4. The corresponding slice LUT 
usages are shown in Figure 6.5. 
In Figure 6.4, the slice register usage generally increases with the number of parallel 
BCM units with only a few exceptions when the number of parallel BCM units is 
smaller, such as when the number of parallel BCM units is 4 or 8. For the VirtexE and 
Virtex5 FPGAs, only three feature vectors and three senones are stored in on-chip 
ROM. The slice register usage is only around 3% in XCV2000E and 2% or fewer are 
used in all the remaining FPGA implementations. For the Virtex6 and Virtex7 FPGAs, 
although there are 100 feature vectors and 102 senones stored in on-chip ROM, the 
slice register usage is relative low. 
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(A) VIRTEXE AND VIRTEX5 FPGAS (3 
FEATURE VECTORS AND 3 SENONES) 
(B) VIRTEX6 AND VIRTEX7 FPGAS (100 
FEATURE VECTORS AND 102 SENONES) 
FIGURE 6.4 SLICE REGISTER USAGE FOR ROM-DM 
   
(A) VIRTEXE AND VIRTEX5 FPGAS (3 
FEATURE VECTORS AND 3 SENONES) 
(B) VIRTEX6 AND VIRTEX7 FPGAS (100 
FEATURE VECTORS AND 102 SENONES) 
FIGURE 6.5 SLICE LUT USAGE FOR ROM-DM 
The Figure 6.5 shows that slice LUT usage generally increases with the number of 
parallel BCM units. Compared to the slice register usage, slice LUT usage is much 
higher, which means that the on-chip ROM is mainly constructed from slice LUT. One 
obvious pattern shown in the results is that the LUT usage becomes lower as the 
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parallel number of BCM units increases, but this is particularly marked for especially 
when it is 4, 8 and 20 units.  
To determine the senone capacity of the FPGAs, the use of slice LUT is investigated as 
it is a scarcer resource in this application than slice register. The projected maximum 
numbers of senones that can fit into the different FPGAs are shown in Figure 6.6. The 
maximum number of senones does not decrease monotonically with the number of 
parallel BCM units, but shows a reduced capacity at even numbers of BCM units. 
   
(A) VIRTEXE AND VIRTEX5 FPGAS  (B) VIRTEX6 AND VIRTEX7 FPGAS 
FIGURE 6.6 PROJECTED MAXIMUM NUMBER OF SENONES IN ROM-DM THAT CAN BE 
IMPLEMENTED IN FPGAS 
The XCV2000E FPGA can only hold up to 58 senones when a single BCM unit is 
synthesised and only about 8 senones when 39 parallel BCM units are synthesised. The 
XC5VLX330T FPGA has the largest number of slice LUT in the Virtex5 FPGA range 
and can accommodate about 500 senones when two parallel BCM units are synthesised, 
but fewer than 100 for 39 BCM units. In contrast, the Virtex6 and Virtex7 FPGAs have 
sufficient capacity to hold several thousands of senones making it normally possible to 
hold the number of senones required for the speech recognition. 
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In the implementation of the on-chip BRAM data module (BRAM-DM), not only are 
the slice register and the slice LUT used, but also the BRAM. The slice register usage 
for BRAM-DM is shown in Figure 6.7. The slice register usage increases in a 
monotonic manner with the number of parallel BCM units. For all FPGAs, the slice 
register usage for the on-chip BRAM is greater than that for the on-chip ROM.  
   
(A) VIRTEXE AND VIRTEX5 FPGAS (3 
FEATURE VECTORS AND 3 SENONES) 
(B) VIRTEX6 AND VIRTEX7 FPGAS (100 
FEATURE VECTORS AND 102 SENONES) 
FIGURE 6.7 SLICE REGISTER USAGE FOR BRAM-DM 
The slice LUT usage for on-chip BRAM is shown in Figure 6.8. The BRAM 
implementation uses fewer slice LUT compared to the number used by on-chip ROM, 
since they are mainly built from the available BRAM. It is readily apparent that the 
slice LUT usage for VirtexE FPGAs increases dramatically when the number of 
parallel BCMs is larger than 13. 
The BRAM usage for BRAM-DM is shown in Figure 6.9. For VirtexE and Virtex5 
FPGAs, the BRAM usage generally increases according to the number of parallel BCM 
units. But for Virtex6 and Virtex7, the BRAM usage does not increase proportionally, 
but rather behaves in a similar fashion to the slice LUT usage for ROM-DM shown in 
Figure 6.5.  
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(A) VIRTEXE AND VIRTEX5 FPGAS (3 
FEATURE VECTORS AND 3 SENONES) 
(B) VIRTEX6 AND VIRTEX7 FPGAS (100 
FEATURE VECTORS AND 102 SENONES) 
FIGURE 6.8 SLICE LUT USAGE FOR BRAM-DM 
   
(A) VIRTEXE AND VIRTEX5 FPGAS (3 
FEATURE VECTORS AND 3 SENONES) 
(B) VIRTEX6 AND VIRTEX7 FPGAS (100 
FEATURE VECTORS AND 102 SENONES) 
FIGURE 6.9 BRAM USAGE FOR BRAM-DM 
As the first resource to be exhausted as memory use increases is the BRAM, its usage is 
used to project the maximum number of senones that can be synthesised on the FPGAs. 
The results are shown in Figure 6.10. The XCV2000E FPGA can only hold up to 21 
senones when a single BCM unit is synthesised and around three senones when 39 
parallel BCM units are synthesised. The XC5VSX240T FPGA has the largest BRAM 
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capacity in the Virtex5 family and can store around 400 senones when two BCM units 
are implemented, but fewer than 50 for 39 BCM units. With the latest Virtex6 and 
Virtex7 FPGAs, the number of senones that can be included in BRAM-DM ranges 
from 500 to 3000. Although this number is less than the number of senones that can be 
included in ROM-DM, it is also proved that the BRAM-DM is a feasible solution to 
provide data for SSM. 
    
(A) VIRTEXE AND VIRTEX5 FPGAS  (B) VIRTEX6 AND VIRTEX7 FPGAS 
FIGURE 6.10 PROJECTED MAXIMUM NUMBER OF SENONES IN BRAM-DM THAT CAN BE 
IMPLEMENTED IN FPGAS 
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This section shows the resources used in the implementation of SSM with ROM-DM 
(SSM-ROM) and SSM with BRAM-DM (SSM-BRAM). As the SSM-ROM consists of 
SSM and ROM-DM, the resource usages for SSM-ROM should be the combination of 
the resource usages for SSM and ROM-DM. Similarly, the resource usages for SSM-
BRAM should be the combination of the resource usages for SSM and BRAM-DM.  
As the DSP48E is only used for constructing SSM, its usages for both SSM-ROM and 
SSM-BRAM are the same as the DSP48E usages for SSM that are shown in Figure 6.3. 
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Similarly, the BRAM usage in the SSM-BRAM is the same as those shown for the 
BRAM-DM in Figure 6.9. 
For the slice register and slice LUT usages, the results for the designs in XCV2000E 
and XC5VFX70T FPGAs are shown in Figure 6.11 and Figure 6.12 respectively.  
   
(A) XCV2000E FPGA   (B) XC5VFX70T FPGA 
FIGURE 6.11 COMPARISON OF SLICE REGISTER USAGE  
   
(A) XCV2000E FPGA   (B) XC5VFX70T FPGA 
FIGURE 6.12 COMPARISON OF SLICE LUT USAGE 
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In Figure 6.11(a) and Figure-12(a), the slice register and slice LUT usages for SSM-
ROM are missing when 39 parallel BCM units implementing as this could not be 
successfully synthesised due to short of available resources. From Figure 6.11, it can be 
seen that the slice register usages for SSM-ROM are less than the slice register usages 
for SSM, and that the slice register usages for SSM-BRAM roughly equal to the 
combinations of slice register usages for SSM and BRAM-DM. The results in Figure 
6.12 show that the slice LUT usages for both SSM-ROM and SSM-BRAM are almost 
the same as the slice LUT usages for SSM.  
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From the results discussed above, the following conclusions can be obtained: 
1) The SSM is mainly constructed from the DSP48E or the slice LUT if the 
DSP48E is not available. 
2) The ROM-DM is mainly constructed from the slice LUT.  
3) The BRAM-DM, is mainly constructed from the BRAM. 
4) The SSM-ROM is mainly constructed from DSP48E and slice LUT. 
5) The SSM-BRAM is mainly constructed from DSP48E and the BRAM. 
In order to implement SSM when the number of parallel BCM units is 20 or 39, two 
and three XCV2000E FPGAs are needed respectively. To implement SSM when the 
number of parallel BCM units is 39, two XC5VFX70T FPGAs are needed. The other 
Virtex5, Virtex6 and Virtex7 FPGAs shown in Table 6.1 have sufficient DSP48E to 
construct SSM even when the number of parallel BCM units is 39.  
In order to implement ROM-DM and BRAM-DM with more than 1000 senones, the 
Virtex6 and Virtex7 FPGAs should be used. To achieve the same task, the numbers of 
XCV2000E FPGAs required are 18 and 46 respectively when only a single BCM unit is 
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implemented, and 118 and 333 respectively when 39 parallel BCM units are 
implemented. 
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The maximum clock frequencies that can be advanced for the designs developed in the 
previous section for the FPGAs being considered are now presented.  
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The maximum clock frequencies that can be achieved for SSM for the FPGAs are 
shown in Figure 6.13. It can be seen that the maximum clock frequency is consistent 
when the number of parallel BCM units is under 13, but becomes somewhat slight 
lower when number of parallel BCM units is 20 or 39 for XC5VFX70T FPGA because 
the parallel BCM units is built up from slice LUT when DSP48E are not sufficient. 
This stable clock frequency achieved largely as a result of the fully pipelined design of 
the SSM. 
The maximum achievable clock frequencies are mainly dependent on the FPGA which 
is used. The maximum frequency achievable is 58.94 MHz for both XCV2000E and 
XCV3200E; 128.4 MHz for XC5VFX70T; and 113.15MHz for XC5VFX200T, 
XC5VLX330T and XC5VSX240T. The improvements apparent in the Virtex5 FPGAs 
are largely due to the DSP48E, which are dedicated hardware resources are not 
available in the VirtexE FPGAs.  
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FIGURE 6.13 MAXIMUM CLOCK FREQUENCIES ACHIEVED FOR SSM IN FPGAS 
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Figure 6.14 shows that the maximum clock frequencies that are achieved for ROM-DM 
are around 58 to 70 MHz for the VirtexE FPGAs and in the range 150MHz to 250MHz 
for the Virtex5, Virtex6 and Virtex7 FPGAs, depending on the number of BCM units. 
These figures result from the different architectures of the basic CLBs in these families 
of FPGAs as explained in Section 6.1.1. 
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The maximum clock frequencies achieved for the on-chip BRAM data module 
(BRAM-DM) are shown in Figure 6.15. The overall maximum achievable frequencies 
for BRAM-DM are much higher than those achieved for ROM-DM, being about 
300MHz for the Virtex5 FPGAs and 100 MHz for the VirtexE FPGAs. So the on-chip 
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BRAM data module (BRAM-DM) is a faster and more stable way for inputting data for 
SSM than using the on-chip ROM. These two improvements for BRAM-DM are 
achieved because the BRAM-DM is built from dedicated BRAM resources available in 
FPGAs, while ROM-DM is built from the general slice LUT. 
 
FIGURE 6.14 MAXIMUM CLOCK FREQUENCIES ACHIEVED FOR ROM-DM IN FPGAS 
 
FIGURE 6.15 MAXIMUM CLOCK FREQUENCIES ACHIEVED FOR BRAM-DM IN FPGAS 
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The maximum clock frequencies that are achieved by SSM-ROM and SSM-BRAM 
implementations are shown in Figures 6.16 and 6.17 respectively. By comparison with 
Figures 6.13 to 6.15, it can be seen that the maximum achievable frequency is restricted 
by the slower SSM module. Consequently, when considering execution time, either 
ROM-DM or BRAM-DM can be used to provide data to SSM. 
 
FIGURE 6.16 MAXIMUM CLOCK FREQUENCIES ACHIEVED FOR SSM-ROM IN FPGAS 
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FIGURE 6.17 MAXIMUM CLOCK FREQUENCIES ACHIEVED FOR SSM-BRAM IN FPGAS 
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This section details the simulation of the VHDL designs, namely SSM, ROM-DM, 
BRAM-DM, SSM-ROM and SSM-BRAM. The purpose of the simulation is to find out 
the timing requirements and demonstrate it is possible to implement the designs in the 
targeted FPGAs. This is presented in the following three sections: namely simulation 
procedures, simulation results and execution time analysis. 
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The simulation of the hardware design is achieved using ISE and ModelSim. Two types 
of simulation are carried out. The first is a behavioural simulation to assess the 
correctness of the VHDL code of the design and the second is a platform-based 
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simulation to verify that the design can execute on the chosen FPGA hardware. The 
behavioural simulation and the platform-based simulation are carried out using iterative 
processes that are introduced below. 
The behavioural simulation shown in Figure 6.18 involves the following steps: 
1) design the VHDL for the design; 
2) design the correspondent test bench for the design; 
3) design the test bench to verify the design at the behavioural level on ModelSim; 
4) if the performance does not meet requirement, return to step 1. 
 
FIGURE 6.18 PROCEDURE OF BEHAVIOURAL SIMULATION 
For the platform-based simulations shown in Figure 6.19, the following stages are 
required: 
1) Select the targeted FPGA for the design and implementation. 
2) Use ISE to simulate the system on the FPGA, involving synthesising, 
translating, mapping and placing and routing. There are four levels of 
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simulation modules that can be generated in ISE, namely post-synthesise, post-
translate, post-map and post place and route simulation modules. 
3) The four levels of simulation module are generated by ISE in sequence and each 
simulated using the test bench in ModelSim. Only once the simulation module 
has passed the verification successfully at a given level is the next considered. 
4) If the verification at any simulation module level fails, then once the VHDL 
code of the design has been modified, steps 1 to 3 must be followed again until 
the testing is successful. 
5) Only once all the levels of simulation module have passed verification in 
ModelSim, can the design be considered to be working correctly. 
 
FIGURE 6.19 PROCEDURE OF PLATFORM-BASED SIMULATION 
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The different targeted FPGAs have been chosen for the simulations for every design, 
The design with smaller number of parallel BCM units can be simulated in the smaller 
FPGA, but The designs with the 39 parallel BCM units and larger number of feature 
vectors and senones can only be tested on the larger FPGAs, as all different levels of 
simulation module cannot be generated if the FPGAs are not big enough to hold the 
whole design. 
All the VHDL designs are simulated in the following order. Firstly, the ROM-DM is 
simulated to ensure the input data for SSM can be provided correctly. Secondly, the 
SSM is simulated to verify the correctness of the parallel implementation of the most 
time-consuming function mgau_eval in hardware. Thirdly, the complete system SSM-
ROM is simulated to confirm the input data can be fed to SSM from ROM-DM 
successfully. Fourthly, the BRAM-DM is simulated to ensure the input data can be 
loaded and accessed correctly. Finally, the complete system SSM-BRAM is simulated 
to make sure that the input data can be provided to SSM from BRAM-DM successfully. 
As the results of second stage simulations for the design, namely post-synthesise 
simulation, post-translate simulation, post-map simulation and post-place and route 
simulation, are similar to those of first stage simulations for the design. Only the results 
of behavioural simulation are presented below. In the following results, the number of 
feature vectors and number of senones that included in ROM-DM, BRAM-DM, SSM-
ROM and SSM-BRAM are both fixed at three. 
The simulation results for ROM-DM when a single BCM unit and two parallel BCM 
units are implemented are shown in Figure 6.20 for the first 650ns of operation, which 
is sufficient to demonstrate feature vector and senone access. The outputs from ROM-
DM start at about 75 ns and the first whole feature vector is fully outputted at about 625 
ns when only a single BCM unit is implemented. During this period of time, two 
complete feature vectors have been outputted from ROM-DM for the case where two 
parallel BCM units are implemented. The data outputted from ROM-DM have been 
confirmed to be correct. The clock frequencies used for the simulation are 70.487 MHz 
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and 71.306 MHz for the design with a single BCM unit and two parallel BCM units 
respectively. The results shown in Figure 6.20 are just the outputs from ROM-DM for 
about 650 ns. This is to show the details about how the parameters for the first feature 
vector and part of the first senone. 
       
 
(A) SINGLE BCM UNIT    (B) TWO PARALLEL BCM UNITS 
FIGURE 6.20 SIMULATION RESULTS FOR THE ON-CHIP ROM DATA MODULE (ROM-DM) 
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The simulation results for SSM when a single BCM unit and two parallel BCM units 
are implemented are shown in Figure 6.21. The clock frequency used for the simulation 
is 58.914 MHz that is not affected by the number of parallel BCM units. Figure 6.21 
shows the results of nine senone scores outputs from SSM, with the senone score ready 
signal ord indicates when these senone scores are ready. It takes about 45500 ns to 
produce these nine senone scores when only a single BCM unit is implemented and 
23000 ns when two parallel BCM units are implemented. 
The simulation results for SSM-ROM for one to four parallel BCM units are shown in 
Figure 6.22. The clock frequency used for the simulation is 58.418 MHz that this is not 
affected by the number of parallel BCM units. It takes 51000 ns for the SSM-ROM to 
output the nine senone scores. These values are correct which means that the input data 
has been provided to SSM correctly inside SSM-ROM. The time taken by the SSM-
ROM to produce the nine senone scores reduced to 26000 ns, 17000 ns and 13000 ns 
when the number of parallel BCM units is 2, 3 and 4 respectively, demonstrating a 
substantial improvement in calculation time that can be made by parallel 
implementation. 
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(A) SINGLE BCM UNIT    (B) TWO PARALLEL BCM UNITS 
FIGURE 6.21 SIMULATION RESULT FOR THE SENONE SCORE MODULE (SSM) 
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(A) SINGLE BCM 
UNIT 
(B) TWO PARALLEL 
BCM UNITS 
(C) THREE PARALLEL 
BCM UNITS 
(D) FOUR PARALLEL 
BCM UNITS 
FIGURE 6.22 SIMULATION RESULT FOR SSM WITH ROM-DM (SSM-ROM) 
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The simulation results for BRAM-DM when a single BCM unit and two parallel BCM 
units are implemented are shown in Figures 6.23 and 6.24. The clock frequency used 
for the simulation is 109.533 MHz and this is not affected by the number of parallel 
BCM units. The results show that it takes respectively 20500 ns and 21000 ns to load 
all of the input data to the BRAM-DM when a single BCM unit and two parallel BCM 
units are implemented. The latter takes a slightly longer time as the length of the 
vectors for feature, mean, variance are each 40 when two parallel BCM units are 
implemented compared to for a single unit. It takes about 28000 ns and 14500 ns to 
output the data from BRAM-DM when a single BCM unit and two parallel BCM units 
are implemented. The simulation showed that BRAM-DM can provide the data in the 
same manner as does the ROM-DM. 
The simulation results for SSM-BRAM when a single BCM unit and two parallel BCM 
units are implemented are shown in Figures 6.25 and 6.26. The clock frequency used 
for the simulation is 58.914 MHz and this is not affected by the number of parallel 
BCM units. To load the data, 33000 ns and 34000 ns are needed to load the data into 
BRAM-DM for a single BCM unit and two parallel BCM units respectively. It takes 
45000 ns and 23000 ns for the SSM-BRAM to output six senone scores for a single 
BCM unit and two parallel BCM units. These senone scores obtained from the 
simulation are the same as the ones outputted from software, which means the complete 
SSM-BRAM is fully functioned. 
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FIGURE 6.23 SIMULATION RESULTS FOR BRAM-DM WHEN IMPLEMENTED ON A SINGLE BCM 
UNIT 
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FIGURE 6.24 SIMULATION RESULTS FOR BRAM-DM WHEN IMPLEMENTED ON TWO PARALLEL 
BCM UNITS 
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FIGURE 6.25 SIMULATION RESULTS FOR SSM WITH BRAM-DM (SSM-BRAM) WHEN 
IMPLEMENTED ON A SINGLE BCM UNIT 
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FIGURE 6.26 SIMULATION RESULT FOR SSM WITH BRAM-DM (SSM-BRAM) WHEN 
IMPLEMENTED WITH TWO PARALLEL BCM UNITS 
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The total number of clock cycles taken to calculate senone scores can be determined as 
follows: 
1) Find the number of clock cycles required to calculate one senone score for 
different number of BCM units; 
2) Find the number of clock cycles required to calculate the first senone score, 
which is different from that needed to obtain subsequent senone score, as the 
calculation of the first senone score involves filling the pipeline using data 
from memory;  
3) The number of calculation cycles taken by the senone score module (SSM) can 
be determined and these are shown in Table 5.4; 
4) The cycles taken to provide data for one senone can be found by multiplying the 
value shown in Table 5.1 by the number of Gaussians (1, 2, 4, or 8); 
5) As the design is fully pipelined, the data required in obtaining the next senone 
score are provided to the senone score module (SSM) while the previous 
senone score is being calculated. Hence, the number of clock cycles required 
for calculating all but the first score is the number of cycles taken to provide 
data. 
Using these calculations, the total number of clock cycles taken to calculate senone 
scores for one frame of speech is shown in Table 6.2, for a range of numbers of BCM 
units. The 102 CI senone scores are for the 34 CI basephones and the 1000 CD senone 
scores are for the tied states for the CD triphones in the AN4 database, which are also 
typical of the number of senones that are needed for a general speech recognition task 
according to the optimisation results shown in Chapter 3. 
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TABLE 6.2 THE NUMBER OF CLOCK CYCLES TAKEN TO CALCULATE THE SENONE SCORES FOR 
ONE SPEECH FRAME 
Number of 
parallel 
BCM units 
Number of clock cycles 
to perform 
the 
parallel 
calculation 
to 
provide 
a single 
Gaussian 
to find 
the first 
senone 
score 
to find the 
subsequent 
senone 
score 
to 
calculate 
102 CI 
senone 
scores 
to 
calculate 
102 CI 
and 1000 
CD 
senone 
scores 
1 7 39 319 312 31831 343831 
2 8 20 168 160 16328 176328 
3 9 13 113 104 10617 114617 
4 9 10 89 80 8169 88169 
5 10 8 74 64 6538 70538 
6 10 7 66 56 5722 61722 
7 10 6 58 48 4906 52906 
8 10 5 50 40 4090 44090 
9 11 5 51 40 4091 44091 
10 to 12 11 4 43 32 3275 35275 
13 to 16 11 3 35 24 2459 26459 
17 to 19 12 3 36 24 2460 26460 
20 to 32 12 2 28 16 1644 17644 
33 to 38 13 2 29 16 1645 17645 
39 13 1 21 8 829 8829 
 
The maximum frequencies at which SSM can run are shown in Table 6.3. Taking this 
maximum frequency into account, the time to calculate 102 CI senone scores and 1000 
CD senone scores for one frame of speech can be determined and are shown in Figure 
6.27.  
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TABLE 6.3 THE MAXIMUM FREQUENCIES ON WHICH THE SSM-BRAM CAN RUN  
Family FPGA Maximum frequency (MHz) 
VirtexE 
XCV2000E 58.914 
XCV3200E 58.914 
Virtex5 
XC5VFX70T 128.154 
XC5VFX200T 113.154 
XC5VLX330T 113.154 
XC5VSX240T 113.154 
Virtex6 
XC6VLX760 117.313 
XC6VSX475T 117.313 
Virtex7 
XC7V2000T 136.199 
XC7VX1140T 136.199 
 
 
FIGURE 6.27 TIME TAKEN TO CALCULATE 102 CI AND 1000 CD SENONE SCORES FOR A 
SINGLE FRAME OF SPEECH 
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According to the profiling results presented in Chapter 4, the mgau_eval function 
requires one third to two thirds of the total recognition time depending on the 
recognition task. In order to achieve real-time performance, all calculations needed for 
a speech feature vector must be determined within the 10 ms frame of speech. The 
VHDL implementation of SSM shown here only performs the calculations of the most 
time-consuming function mgau_eval. So all calculations performed by SSM should be 
completed in less than 3.3 ms to permit the real time operation for all tasks. 
Figure 6.27 shows that the fully pipelined hardware implementation of mgau_eval can 
be computed in real time on the Virtex5, Virtex6 and Virtex7 FPGAs even with a single 
BCM, but two BCM units are required for the VirtexE FPGAs. With 39 parallel BCM 
units, all essential calculations for each frame complete in 0.151 ms on the VirtexE 
FPGAs, 0.078 ms on the Virtex5 FPGAs, 0.075 ms on the Virtex6 FPGAs, and 0.065 
ms on the Virtex7 FPGAs.  
The results in Figure 6.27 only show the calculation times once the data are loaded, and 
in practice 39 32-bit values for each speech feature vector in each frame of speech 
needs to be streamed into memory for subsequent operations and all senone score (1102 
in total in the current analysis) generated from the previous frame of speech need to be 
streamed out. This would require additional 1141 clock cycles to those shown in Table 
6.2. However, if both streaming operation are performed in parallel with the frame 
calculations, the requirement for additional clock cycles can be avoided.  
As the calculations can be performed faster than real time, a good way to reduce the 
energy consumption is to lower the operating frequency of the FPGA. The lowest 
operating frequencies to maintain real-time performance (assuming that all the 
calculations should be completed within 3.3 ms) are shown in Figure 6.28. A frequency 
as low as 2.675 MHz can be achieved for 39 BCM units in parallel, but a frequency of 
104.191 MHz is needed for a single BCM. 
In the practical implementation, to reduce the operating frequency results in increase in 
the FPGA resource usage, as larger number of BCM units is needed to be synthesised 
into the FPGA. So the balance between them should be found depending on the 
requirements of the task. A further implementation requirement is that the senone data 
can be stored and accessed by the senone score module (SSM) at the desired 
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bandwidth. From the results shown in section 6.1, it is possible to use either the Virtex6 
or Virtex7 FPGAs to store all 1102 senones, but the VirtexE and Virtex5 FPGAs are 
too small to hold such large quantity of data. 
 
FIGURE 6.28 LOWEST FPGA CLOCK FREQUENCY NEEDED TO MAINTAIN REAL TIME 
PERFORMANCE 
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This section presents the implementation of the SSM-ROM and SSM-BRAM on the 
Integrator/AP evaluation board. The purpose of the implementation is to demonstrate 
that the parallel hardware realisations for mgau_eavl can operate alongside the 
remainder of the Sphinx 3 software. The implementation platform, implementation 
design and the implementation procedure are considered. 
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Our designs are verified on the ARM Integrator/AP board [120], which is a 
motherboard [126] that supports the development of applications and hardware for 
ARM processor-based products. With the core module connector (HDRA/HDRB) on 
the motherboard, up to four core modules (each with an ARM9 processor) [127] can be 
mounted. With the logic module connector (EXPA/EXPB) on the motherboard, up to 
four logic modules (with XCV2000E FPGA) [128] can be mounted. In addition, at least 
one core module should be mounted, and the total maximum number of core modules 
and logic modules can be mounted on the motherboard is five. The motherboard, core 
module and logic module are connected through the system bus as shown in Figure 
6.29.  
 
FIGURE 6.29 SYSTEM BUS ARCHITECTURE FOR INTEGRATOR/AP BOARD [126] 
The three main system buses (A, C, D) are routed through the FPGA controllers in the 
motherboard, core module and logic module. Bus A is the address bus C is the system 
control bus and bus D is the data bus. From Figure 6.29, it can also be seen that there is 
a bus B which connects the FPGA controllers between core module and logic module, 
but bus B is reserved for the future use. 
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The advanced microcontroller bus architecture (AMBA) [129] is used in the 
Integrator/AP system. The AMBA is an on-chip communications standard for 
designing high-performance embedded microcontrollers, which includes three distinct 
buses: advanced high-performance bus (AHB), advanced system bus (ASB) and 
advanced peripheral bus (APB). For the Integrator/AP system, the system bus between 
the modules and motherboard can be either ASB or AHB, which is configured by the 
system controller FPGA in the motherboard. The one used in this project is the AHB. 
More information about the Integrator/AP board and AMBA bus can be found in 
Appendix H. 
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In order to verify the hardware design SSM-ROM and SSM-BRAM on the 
Integrator/AP, it is necessary to implement the design as an APB slave module on the 
AMBA bus in the logic module. This is because the APB slave has a much simpler read 
and write control interface compared to that for AHB slave.  
The implementation of the SSM-BRAM on the Integrator/AP board is shown in Figure 
6.30. There are three main components implemented in the XCV2000E FPGA on the 
logic module, namely the AHB address decoder, the AHB slave 1 (the default salve) 
and the AHB slave 2 (APBSys). The AHB slave 2 (APBSys) consists of an AHB to 
APB bridge and the APB slave (APB-SSM-BRAM) and the AHB slave 2 (APB-SSM-
BRAM) contains SSM-BRAM and the REG-IO. With this architecture, the ARM9 
processor on core module is capable of providing the required input data for SSM-
BRAM and receiving the senone scores from the SSM-BRAM. 
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FIGURE 6.30 IMPLEMENTATION OF SSM-BRAM ON THE INTEGRATOR/AP BOARD 
The implementation of the SSM-ROM on the Integrator/AP board shown in Figure 
6.31 is similar to that of SSM-BRAM shown in Figure 6.30. The main difference is that 
there is no need to load data into SSM-ROM as all the data required by the SSM are 
stored in ROM-DM. The ARM9 processor only needs to provide the control signal to 
the SSM-ROM and read back the senone score. Note that the BRAM-SCORE is not 
available in SSM-ROM, but should be included in the APB slave (APB-SSM-ROM) to 
allow the calculated senone scores to be accessed at later time. As the SSM-ROM can 
be considered as a special SSM-BRAM with preloaded data, the following 
implementation description is mainly based on the SSM-BRAM. 
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FIGURE 6.31 IMPLEMENTATION OF SSM-ROM ON THE INTEGRATOR/AP BOARD 
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The AMBA AHB system is be developed for the Integrator/AP board, but the only new 
module that needed to be created is the REG-IO module which provides the inputs and 
outputs for the SSM-BRAM, and these are implemented as registers in the APB slave. 
The memory map for the registers in REG-IO module is shown in Figure 6.32 and the 
details of these registers are shown in Table 6.4. 
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FIGURE 6.32 MEMORY MAP FOR THE REGISTERS THAT PROVIDE THE INPUTS AND OUTPUTS 
FOR SSM-BRAM 
TABLE 6.4 THE REGISTERS THAT PROVIDING INPUTS AND OUTPUTS FOR SSM-BRAM 
Offset 
address 
Name Type Size Description 
0x0000010 reg-CTL read/write 32 control register for the SSM-BRAM 
0x0000020 reg-FEAT read/write 32 data register for loading feature 
vector 
0x0000030 reg-MEAN read/write 32 data register for loading mean vector 
0x0000034 reg-VAR read/write 32 data register for loading variance 
vector 
0x0000038 reg-DVAL read/write 32 data register for loading dval value 
0x000003C reg-MIXW read/write 32 data register for loading mixture 
weight 
0x0000040 reg-
SDONE 
read only 1 score ready register for returning 
senone ready signal 
0X0000044 reg-SCORE read only 32 score resister for returning senone 
score 
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The control register reg-CTL includes four 1-bit signals which are used to control the 
operation of the SSM-BRAM, and these signals are reset, select, enable and write, as 
shown in Figure 6.33. The remaining bits in reg-CTL are not used. 
 
FIGURE 6.33 SIGNALS IN REG-CTL THAT CONTROL THE OPERATION OF SSM-BRAM 
Five values are predefined for reg-CTL to control the operation of the SSM-BRAM, 
which can generate in one of five modes, namely CTL-IDLE, CTL-RESET, CTL-
WRITE, CTL-READ and CTL-SCORE, which are shown in Table 6.5. 
TABLE 6.5 PREDEFINED VALUES FOR CONTROL REGISTER REG-CTL 
Name Value Description 
CTL-IDLE 0x00000000 unselect the SSM-BRAM 
CTL-RESET 0x00000001 reset the SSM-BRAM 
CTL-WRITE 0x00001010 load data to BRAM-DM 
CTL-READ 0x00000110 output data from BRAM-DM to SSM 
CTL-SCORE 0x00000010 read senone scores from BRAM-SCORE 
 
These four signals in the reg-CTL register are also used together with the inputs from 
the APB slave to generate the five write control signals (iValidWriteFEAT, 
iValidWriteMEAN, iValidWriteVAR, iValidWriteDVAL and iValidWriteMIXW) and one 
read control signal (iValidReadScore) for the SSM-BRAM. The generation of the write 
control signals and read control signals for SSM-BRAM are shown in Figures 6.34 
respectively. All the signals shown in Figures 6.34 except PADDR are 1-bit signals and 
become valid when high. The address decoder compares the current PADDR with the 
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addresses for the registers defined in Table 6.4, and if it matches the corresponding 
valid signal is set high and the remaining valid signals are set low. The address decoder 
is then enabled to output either the read valid or the write valid signal. 
 
 
(a) write control signals 
 
(a) read control signals  
FIGURE 6.34 CONTROL SIGNAL GENERATION FOR SSM-BRAM 
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Both the number of feature vectors and the number of senones used in the 
implementation of SSM-BRAM and SSM-ROM is fixed at three in order to permit 
realistic speech recognition while still providing the capacity to add as many parallel 
BCM units as possible to XCV2000E FPGA on the logic module. Even though, it is not 
been possible to fit all 39 parallel BCM units in the FPGA as possible. The number of 
BCM units used is 1, 2, 3, 4, 5, 6, 7, 8, 10, 13 and 20 for each of the SSM-BRAM and 
the SSM-ROM implementations. 
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For the targeted XCV2000E FPGA, Xilinx ISE 8.2 [130] is used to generate the 
programming files (BIT files) for SSM-BRAM and SSM-ROM with a range of 
different numbers of parallel BCM units. Once the BIT files have been created, the 
ARM multi-ICE server [131] is used to connect the computer to logic module through 
the joint test action group (JTAG) interface. Finally the BIT files of the designs are 
downloaded into the XCV2000E FPGA using the program progcards [128] which is 
provided with the Integrator/AP system. There are two methods for downloading the 
BIT file to the FPGAs. It is possible to download to the FPGA directly, however the 
design is lost once the logic module is powered off. The alternative is to download the 
file to the flash alongside the FPGA, in which the design is loaded to FPGA when the 
logic module is powered up. The flash has sufficient space for two separate 
configurations. 
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The ARM developer suite (ADS) v1.2 [132] is used to create and compile the code for 
implementation on the ARM9 processor. In order to implement the SSM-BRAM, the 
ARM9 processor needs to provide and receive the control signals and data in the 
following procedure: 
1) unselect the SSM-BRAM, by writing CTL-IDLE to the control register; 
2) reset the SSM-BRAM, by writing CTL-RESET to the control register; 
3) set the SSM-BRAM to write mode, by writing CTL-WRITE to the control 
register; 
4) load the senone data to SSM-BRAM, by writing value to its corresponding data; 
5) load the feature vector to SSM-BRAM, by writing feature values to the feature 
data register reg-FEAT; 
6) set the SSM-BRAM to read mode, by writing CTL-READ to the control 
register; 
7) check whether all senone scores have been calculated, by reading values from 
the score ready register reg-SDONE; 
8) wait until the value read from reg-SDONE indicating that the senone scores are 
ready to read; 
9) set the SSM-BRAM to score mode, by writing CTL-SCORE to the control 
register; 
10) read senone scores from SSM-BRAM, by reading the value from the score 
register reg-SCORE; 
11) once all senone scores have been read back, unselect the SSM-BRAM and 
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12)  if more senone scores need to be calculated for the new feature vectors, firstly 
reset the SSM-BRAM, then set the SSM-BRAM to write mode and then repeat 
the procedure from step 5 onwards. 
To implement the SSM-ROM, the same procedure described above can be used by the 
ARM9 processor, except that the steps 3 to 5 are not needed.  
After successfully compiling the code, the ARM AXD debugger is used to download 
the code to the ARM9 processor, via the ARM multi-ICE server through the JTAG 
interface. 
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The ARM9 processor can successfully provide the essential control signals and the 
input data for both SSM-ROM and SSM-BRAM which are implemented on the FPGA. 
Moreover, the senone scores outputted from SSM-ROM and SSM-BRAM with 
different numbers of BCM units are the same as those calculated by the ARM 
processor.  
As there are only three feature vectors and three senones in the designs, there are only 
nine senone scores that can be provided. The calculation time for nine senone scores by 
SSM-ROM or SSM-BRAM in the FPGA is much faster than the time taken by ARM9 
processor to read back the senone score ready signal from SSM-ROM or SSM-BRAM. 
Constantly, the time used by the SSM-ROM or SSM-BRAM in the FPGA cannot be 
measured directly. In order to solve this problem, the SSM-BRAM and SSM-ROM is 
modified by a repeat adder in the design, making it possible to repeatedly calculate the 
senone scores on the same input data. By doing so, the implementation of designs with 
larger numbers of senones can be effectively realised by the XCV2000E FPGA 
allowing the calculation times used by either the SSM-ROM or the SSM-BRAM 
modules to be measured in the ARM9 processor. By setting the total number of uses of 
the data to 34 and 368, the times taken to process the 102 CI senones and 1000 CD 
senones of the AN4 database can be simulated.  
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The reference clock cycle counter register (CM_REFCNT) from the core module is 
used to measure the time taken by either SSM-ROM or SSM-BRAM and calculation 
time are obtained by measuring the difference between the cycle numbers before and 
after the calculations. The calculation time used by SSM-ROM is found to be the same 
as that for SSM-BRAM. Because the design is implemented as an APB slave, the 
system bus clock signal SYSCLK from the motherboard is used. System clock values 
of 10, 20, 30, 40 and 50 MHz are used in the experiments and the times taken to 
calculate 102 CI and 1000 CD senone scores for a single frame of speech using the 
hardware design in XCV2000E FPGA are shown in Figure 6.35.  
 
FIGURE 6.35 TIME TAKEN TO CALCULATE 102 CI AND 1000 CD SENONE SCORES FOR A 
SINGLE FRAME OF SPEECH. 
Figure 6.35 shows that the calculation time reduced at higher clock frequencies and 
when the number of parallel BCM units is increased. When the clock frequency is high 
and the number of parallel BCM units is large, there is almost no reduction in the 
calculation time and this is because the overhead caused by the time measurement 
carried out by the reference clock counter CM_REFCNT in the core module becoming 
dominant and that the ARM9 processor needs to read back the senone score ready 
signal from the FPGA to assess whether the calculations have been completed. 
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For a 10 ms speech frame there are only three cases apparent in Figure 6.35 where the 
calculation taken more time than the length of frame, and these are the designs with a 
single BCM unit running at 10 MHz and 20 MHz and the design with two parallel 
BCM units operating at 10 MHz. It is also clear that many of the designs could operate 
at much lower clock frequencies but still be able to complete all the needed calculations 
in less than 10 ms. 
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This chapter has shown the verification of the hardware designs of mgau_eval in three 
aspects, namely synthesis, simulation and implementation, which together show that 
the design can be targeted to a range of platforms, demonstrate the designs can perform 
correctly on those platforms and that they can execute on a hardware platform. 
In the synthesis part, ten different FPGA are chosen as target platforms to 
accommodate the design. There are four types of resources which are mainly related to 
our design, namely the slice register, slice LUT, BRAM and DSP48E. The senone 
score module (SSM) is mainly built up from DSP48E units, which are a dedicated 
resource for the basic calculations. If the DSP 48E is not available, the SSM is mainly 
built up from the slice LUT. The on-chip ROM data module (ROM-DM) is synthesised 
on the slice LUT and the on-chip BRAM data module (BRAM-DM) is realised on the 
BRAM in FPGA. These two memory modules also require further FPGA resources due 
to the large number of data values that need to be either included or stored in these 
modules. It is found that only the latest Virtex6 and Virtex7 FPGAs have sufficient 
capacity to hold several thousands of senones that would be required in a practical 
solution. 
The maximum clock frequencies at which these designs can run are also investigated 
and it is found that the clock frequencies are mainly affected by the chosen FPGA 
rather than the number of parallel units. The ROM-DM and BRAM-DM can run at 
much higher clock frequencies than can the SSM, and so the frequency for a complete 
design using either SSM-ROM or SSM-BRAM is constrained by the SSM module. 
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All of the hardware designs have been simulated by ModelSim and have been verified 
to produce the correct outputs relative to the Sphinx 3 software. This is done by 
comparing senone scores outputted from Sphinx 3 to those from the hardware design. 
Two types of simulation, the behavioural simulation and platform-based simulation 
have been performed for each design, which together investigates the functional and 
timing aspects of the design. The execution time results showed that a significant 
reduction in time can be achieved in those designs having a large number of parallel 
BCM units. As all the calculations for a single speech frame can be completed in such a 
short period of time compared to the length of the frame, the operating clock frequency 
has also been lowered. The lowest clock frequency on which the FPGA can be run to 
maintain real time performance has also been estimated. 
In the hardware implementation, the Integrator/AP evaluation board has been used to 
verify the SSM-ROM and SSM-BRAM designs. The SSM-ROM and SSM-BRAM 
designs are implemented as AHB slaves due to the simplicity of developing such an 
interface, involving only that the input and output signals are provided as registers. The 
implementation procedure configured the logic module and core module for 
verification purposes and the results showed that the SSM-ROM and SSM-BRAM 
designs with different numbers of parallel BCM units operated as expected on the real 
hardware. 
The advantage of the parallel implementation of mgau_eval in hardware has been 
compared with the embedded software solution provided by the ARM9 processor 
operating at 50 MHz. To implement the original floating point version of mgau_eval by 
the ARM9 processor, takes 24.90s to calculate 1102 senone scores for a single frame of 
speech and the 32-bit scaled integer version takes 1.95s. With the hardware 
implementation of mgau_eval, even the design with a single BCM unit operating at 10 
MHz requires only 25 ms to perform the same calculations. 
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The speech recognition system based on Sphinx 3 has been set-up successfully and 
optimised to achieve the lowest WER for three different databases. The source code of 
Sphinx 3 has been profiled to find the most time-consuming function, which is 
identified as mgau_eval. Following detailed analysis of this and related functions, a 
new scaled integer version of mgau_eval has been designed to make the function better 
suited for implementation in embedded systems. The scaled integer version of 
mgau_eval has achieved a similar WER to the original floating point version, but used 
7% of the original recognition time in an embedded ARM9 processor. Further 
acceleration of the scaled integer version of mgau_eval has been achieved by a parallel 
pipelined implementation in hardware. According to the objectives, the research work 
achieved in this project is presented below. 
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After comparison between the available speech recognition software, Sphinx 3 has been 
chosen for building the speech recognition system due to its being open source code, 
having no restriction on the redistribution of modified code, and its ability to generate a 
state-of-art ASR system that can recognise large-vocabulary, speaker independent and 
continuous speech. Sphinx 3 provides the best recognition accuracy among those 
available while still operating in real time on modern PCs. 
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A complete Sphinx 3 speech recognition system has been successfully built, consisting 
of five main components, namely a selection of databases (AN4, RM1 and TIMIT), a 
language model trainer (CMU-Cambridge statistical language modelling toolkit), an 
acoustic module trainer (Sphinx Train), a speech recogniser (Sphinx 3) and an aligner 
(Sclite). In addition, the system has been optimised to achieve the best performance in 
terms of WER by adjusting the four configuration parameters found to affect the 
recognition most, namely the number of senones, the number of Gaussians, the 
language weight and the word insert penalty. A wide range of speech recognition 
experiments have been performed on the AN4, RM1 and TIMIT databases using a 
range of different configuration parameters. The five most appropriate sets of 
parameters that produced the best recognition accuracy for each of the databases have 
been determined empirically, for later use in the profiling and verification of a modified 
version of the source code. 
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The source code of Sphinx 3 has been profiled and it has been determined that most 
time-consuming function is consistently mgau_eval that is used for senone scoring. The 
function is found to occupy between a third and two thirds of the recognition time 
depending on the database and the configuration parameters adopted.  
A detailed analysis of mgau_eval has been conducted involving identifying its required 
input data arrays, the data structures used to receive information to control the graph 
search, the calling functions and the internal calculations performed. It is apparent that 
during the recognition of each frame of speech, mgau_eval is called many times to 
calculate all the senone scores for the acoustic model. The total number of times that 
mgau_eval is called is equal to the product of the number of feature vectors and the 
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number of senones. The calculations carried out for any given frame of speech are 
independent of the others, making mgau_eval well suited to parallel implementation. 
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The original floating point version of mgau_eval has been converted into two new 
scaled integer versions (32-bit and 64-bit). This involved scaling-up the floating point 
input data to either 32-bit or 64-bit integer values, the relevant integer version of 
mgau_eval used to perform calculations, and scaling-down the results to produce the 
senone score. It has been verified that the 32-bit scaled integer version of Sphinx 3, 
operating with a scaled factor of eight, can achieve a similar WER to the original 
floating point implementation. The 32-bit and 64-bit integer versions of mgau_eval 
have been separated from the original source code and evaluated on a new MacBook, 
an old Linux PC and an ARM9 processor. Compared to the original floating point 
implementation, the results for the integer versions showed a significant reduction in 
calculation time when executed on both the old Linux PC and the ARM9 processor. On 
all platforms, the 64-bit integer version took considerably longer time to execute than 
the 32-bit integer version, yet achieved the same WER, making the latter version a 
better alternative for the ARM9 embedded system. 
VHDL code has been designed to implement the 32-bit integer version of mgau_eval in 
parallel. The calculation module, termed the senone score module (SSM), has been 
designed to perform the mgau_eval calculations in parallel. And two data modules, 
called the on-chip ROM data module (ROM-DM) and the on-chip BRAM data module 
(BRAM-DM), have been designed in order to supply all the required input data. All 
three modules have been parameterised at the top level to specify the number of parallel 
SSM units (between 1 and 39 inclusive) that are to be synthesised from the VHDL 
source code. Apart from the number of parallel SSM units, the two data modules can 
also been configured according to the numbers of speech feature vectors and senones. 
As ROM-DM using read-only memory, it can only operate in read mode to provide 
fixed data to SSM. But the BRAM-DM can firstly operate in write mode to load the 
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required data to the on-chip BRAM, before operating in read mode to provide the 
stored data to the SSM. 
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The hardware designs have been synthesised to a range of FPGAs and the main 
resources used in the design are the slice register, slice LUT, BRAM and DSP48E. The 
results show that the SSM uses relatively few FPGA resources; with the smallest 
XCV2000E VirtexE FPGA being able to accommodate up to 20 parallel units and the 
other FPGAs 39 parallel units. In contrast, the resource usages for ROM-DM and 
BRAM-DM are much greater due to the data storage necessary to hold large numbers 
of senones. For the XCV2000E, the maximum number of senones that can be held in 
ROM-DM and BRAM-DM is too few for practical use, whereas the number of senones 
that can be held in the largest Virtex7 FPGA is around 11000 for the ROM-DM and 
2700 for the BRAM-DM, easily allowing the storage of any of the databases 
investigated in the experimental trials. The maximum realisable clock frequency for the 
designs depends not only on the number of parallel SSM units, but also on the FPGA 
family used. Although the ROM-DM and BRAM-DM can operate at a higher clock 
frequency than SSM, the complete designs are restricted to the clock frequency of the 
SSM. 
All the hardware designs have been verified at both behavioural and platform-based 
simulation stages, meeting both functional and timing requirements. For the FPGAs 
with smaller numbers of resource units inside XCV2000E, both the number of feature 
vectors and the number of senones are fixed at three and fewer parallel units are tested, 
whereas the larger FPGAs have the capacity to operate using the full test databases.  
Based on the simulation results, the number of clock cycles required to perform the 
senone score calculations has been determined for designs with a range of different 
numbers of parallel units, allowing the calculation times for a single frame of speech to 
be found for each of the FPGAs. The results show that significant reduction in time can 
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be achieved as the number of parallel units is increased from 1 to 39. In order to 
maintain real time performance, the SSM-ROM or SSM-BRAM can operate at only 
100 MHz for a single BCM unit, reducing to just 3 MHz for 39 parallel units. Such a 
low operating frequency ensures that an embedded solution adopting the approach 
described here consumes little power in practice. 
 
D<=<C .!%3;!%#*'1-$#1#)&!&'()*
 
The completed hardware designs have been implemented and verified in physical 
hardware consisting of an XCV2000E FPGA operating as a slave on an AMBA system 
controlled by an ARM9 processor. The results show that a significant reduction in 
calculation time can be achieved by the parallel hardware implementation of 
mgau_eval. For example, to calculate 102 CI and 1000 CD senone scores for a single 
frame of speech, the ARM9 processor running at 50MHz takes 1.95s using the 32-bit 
scaled integer version of mgau_eval, whereas the corresponding FPGA implementation 
operating at a clock frequency of 10 MHz requires only 25 ms on a single unit and 
2.3ms on 20 parallel units. 
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A number of areas of further work have been identified and these are discussed below.  
1) Create an ASIC chip to perform the parallel implementation of mgau_eval. The 
resource results for the designs in this thesis show that frequently not all of the 
available resources of the FPGAs are used. The number of slice LUT used is often 
far fewer than those available, particularly for the SSM-BRAM designs. And the 
BRAM resources are little used in the SSM-ROM design. The advantages of an 
ASIC implementation compared to an FPGA solution are that it can include 
precisely the number of units required, the maximum clock frequency is often 
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considerably higher and the power consumption is often considerably reduced. The 
main drawback is the cost, with a production run being of the order of $1M. 
2) Develop scaled integer version of mgau_eval at different data width. At present, 
the data width available is either 32-bit or 64-bit; width chosen so that they can be 
easily defined and manipulated in software targeted at standard microprocessor 
data sizes, whereas bespoke hardware implementations can be generated at any 
desired width. The results in this thesis showed that the WER achieved by Sphinx 
3 depends not only on the integer width, but also on the scaled factor used. An 
investigation of alternative widths, including those narrower than 32-bit, could 
justify that a reduction in the required capacity of either the ROM-DM or BRAM-
DM on the FPGA is feasible. As the total number of values included in one senone 
is 640, a RAM-DM or a BRAM-DM with 102 CI and 1000 CI senones contains 
705280 values and so each bit reduction in data width would result in a memory 
saving of 705 Kbit. 
3) Reduce execution time by extending the parallel implementation of mgau_eval to a 
higher level. In the current implementation, the maximum number of parallel BCM 
units is equal to the length of the feature vector, speeding up senone score 
calculation for each frame. At a higher coding level, the number of times that 
mgau_eval is called for each frame of speech is equal to the total number of 
senones. By implementing the senone score module (SSM) for mgau_eval in 
parallel, the number of parallel SSM units equal to the number of senones could be 
realised. Such a parallel senone score module (PSSM) would include a number of 
SSM units given by the number of senones. In order to provide sufficient timely 
input data for the PSSM, a redesign of the input data module would also be needed. 
4) Implement further more time-consuming functions of Sphinx 3 in hardware in 
order to further reduce the time taken for speech recognition. From the profiling 
results, the function hmm_vit_eval_3st is consistently the most time-consuming 
function after mgau_eval and log3_add. Note that log3_add is implemented in the 
current design, as it is called by mgau_eval. The hmm_vit_eval_3st function is 
applied in each frame of speech and phoneme to calculate the hidden Markov 
model (HMM) that models the basephone and triphone phonemes. The states in the 
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basephone are not shared and are called CI senones, but the states in the triphone 
are shared and there is a mapping between each state and the CD senones. The 
inputs for hmm_vit_eval_3st are one transition matrix and the three senone scores 
generated by mgau_eval. It would be possible to merge part of the parallel 
implementation of hmm_vit_eval_3st with that of mgau_eval. 
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APPENDIX A BRIEF HISTORY OF SPHINX SYSTEM 
 
!"#$ %&'()*$%&++,'$-+,./)(%+-$
x Sphinx 1, first released in 1988, written in C language. 
! Developed by Kai-Fu Lee from Carnegie Mellon University (CMU). 
! 7KH ZRUOG¶V ILUVW KLJK SHUIRUPDQFH XVHU-independent, continuous 
speech recogniser in the world. 
! Based on discrete hidden Markov model (HMM) acoustic model and 
simple word-pair grammar language model. 
 
x Sphinx 2, first released in 1992, written in C language. 
! Developed by Xuedong Huang from CMU. 
! The recogniser with fast speed in Sphinx. 
! Based on semi-continuous HMM acoustic model and N-gram language 
model. 
! In 1996, replaced by the FBS-8 decoder for fast implementation, written 
by Mosur Ravishankar from CMU. 
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x Sphinx 3, first released in 1996, written in C language. 
! Developed by Eric Thayer and Mosur Ravishankar from CMU. 
! The recogniser with best accuracy in Sphinx. 
! Based on continuous HMM acoustic model and N-gram language 
model. Also compatible with semi-continuous HMM acoustic model. 
! Including slow version based on flat search strategy (referred to as s3.0) 
and fast version based on lextree search strategy (referred to as s3.x). 
 
x Sphinx 4, first released in 2001, written in Java language.  
! Developed by a team of researchers from Carnegie Mellon University, 
Sun microsystems laboratories, Mitsubishi electric research lab and 
Hewlett Packard Inc.  
! The recogniser with high degree of flexibility and modularity. 
! Based on continuous HMM acoustic model and many language models 
such as N-gram, context-free grammar (CFG), finite-state transducer 
(FST) and etc. 
 
x Pocket Sphinx, first released in 2006, written in C language.  
! Developed by David Huggins-Daines, Mohit Kumar, Arthur Chan, Alan 
Black, Mosur Ravishankar, Alex Rudnicky and etc from CMU. 
! Optimised from Sphinx 2 for the embedded system. 
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! Incorporate fixed-point arithmetic and efficient algorithm for GMM 
computation. 
 
!"0$ %&'()*$!,.1%2(,$3.4+5$2-!()+-$
 
x Sphinx Train 
! A suite of Perl scripts and tools for training acoustic models for Sphinx 
2, Sphinx 3 and Sphinx 4. 
! Firstly developed by Eric Thayer, then refined by Rita Singh, also 
improved by other research staff in the robust group in CMU. 
 
!"6$ %&'()*$5!)/1!/+$3.4+5$2-!()+-$
 
x CMU-Cambridge language model toolkit  
! Used for training language model for Sphinx 2, Sphinx 3 and Sphinx 4. 
! Version 1, created by Roni Rosenfield from CMU, released in 1994 
! Version 2, improved by Philip Clarkson from Cambridge University, 
released in 1996. 
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APPENDIX B TIMIT DATABASE PREPARATION 
 
This appendix gives the instruction on how to create the essential files for the TIMIT 
database, which are phone list file, dictionary file, transcription file, control file and 
configuration file. 
 
7"#$ &'.)+$5(%2$8(5+$!)4$4(,2(.)!-9$8(5+$
 
The TIMIT database contains the phone list file and the dictionary file. They should be 
modified into the required format as shown in Figures B.1 and B.2 respectively. This 
can only be done manually. To modify the phone list file is really simple due to the 
small number of the entries in it. However, there are 6228 entries in the dictionary file. 
It takes a long time to modify the dictionary file. The unnecessary symbols, such as 
back slash, double quotation and etc., in the dictionary should be removed The same 
word entries should be processed in the same way as Sphinx 3 processed. In addition, 
the phonetic units should be in the correct form. 
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AA 
AE 
AH 
AO 
AW 
AY 
B 
« 
FIGURE B.1 FORMAT OF PHONE LIST FILE 
 
A                 AH 
A(2)                EY 
AND                 AE N D 
AND(2)              AH N D 
APOSTROPHE         AH P AA S T R AH F IY 
APRIL               EY P R AH L 
AREA                EH R IY AH 
« 
FIGURE B.2 FORMAT OF DICTIONARY FILE 
 
 
308 
7"0$ 2-!)%,-(&2(.)$8(5+$!)4$,.)2-.5$8(5+$
 
The TIMIT database does not contain a single speech transcript file and the speech 
control files. In order to produce these files, both the data organisation in the TIMIT 
database and the required formats for the speech transcripts files and speech control 
files should be understood. The format of training transcript file, testing transcript file 
and control file are shown in Figures B.3 to Figures B.5 respectively. 
 
<s> YES </s> (an251-fash-b) 
<s> GO </s> (an253-fash-b) 
<s> YES </s> (an254-fash-b) 
<s> U M N Y H SIX </s> (an255-fash-b) 
<s> H I N I C H </s> (cen1-fash-b) 
<s> A M Y </s> (cen2-fash-b) 
<s> M O R E W O O D </s> (cen4-fash-b) 
<s> P I T T S B U R G H </s> (cen5-fash-b) 
« 
FIGURE B.3 FORMAT OF TRAINING TRANSCRIPT FILE 
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RUBOUT G M E F THREE NINE (an406-fcaw-b) 
ERASE C Q Q F SEVEN (an407-fcaw-b) 
B A O Z FIVE THREE (an408-fcaw-b) 
GO (an409-fcaw-b) 
RUBOUT N I M N ONE (an410-fcaw-b) 
W O O D (cen1-fcaw-b) 
C I N D Y (cen2-fcaw-b) 
ONE THREE SEVEN (cen3-fcaw-b) 
M E L V I N (cen4-fcaw-b) 
« 
FIGURE B.4 FORMAT OF TESTING TRANSCRIPT FILE 
 
an4_clstk/fash/an251-fash-b 
an4_clstk/fash/an253-fash-b 
an4_clstk/fash/an254-fash-b 
an4_clstk/fash/an255-fash-b 
an4_clstk/fash/cen1-fash-b 
an4_clstk/fash/cen2-fash-b 
an4_clstk/fash/cen4-fash-b 
an4_clstk/fash/cen5-fash-b 
« 
FIGURE B.5 FORMAT OF CONTROL FILE 
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The data organisation in TIMIT database is shown in the Figure B.6. The TIMIT folder 
contains two sub-folders: Train and Test. Each of the sub-folder contains eight region 
folders: DR1 to DR8. Each of the region folders contains several speaker folders, 
QDPHGE\WKHVSHDNHU¶V,',QHDFKRIWKHVSHDNHUIROGHUVWKHUHDUHWHQDXGLRILOHVWHQ
sentence transcripts files, ten time-aligned word transcription and ten time-aligned 
phonetic transcripts. A Perl script is designed to generate the speech transcripts and the 
speech control files automatically. If another new database is need to be added into the 
speech recognition system, the Perl script can also be used with some modifications 
according to the new database. 
 
FIGURE B.6 DATA ORGANISATION IN TIMIT DATABASE 
 
7"6$ ,.)8(/1-!2(.)$8(5+$
 
The training configuration file for TIMIT can be created from the setup Perl script from 
Sphinx Train directly. The setup Perl script from Sphinx3-0.6 should be modified to 
accept the TIMIT as its input, so the correspondent testing configuration file can be 
produced for TIMIT database. 
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APPENDIX C PROFILING RESULTS FOR RM1 AND 
TIMIT 
,"#$ 85!2$&-.8(5+$-+%152%$8.-$-3#$
 
FIGURE C.1 PERCENTAGE OF EXECUTION TIME TAKEN BY MGAU_EVAL FOR RM1 USING THE 
LANGUAGE WEIGHT AND WORD INSERT PENALTY GIVING THE LOWEST WER 
 
FIGURE C.2 PERCENTAGE OF EXECUTION TIME FOR RM1 WITH 600 SENONES, 8 GAUSSIANS, 
LANGUAGE WEIGHT 10 AND WORD INSERT PENALTY 0.7 
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FIGURE C.3 PERCENTAGE OF EXECUTION 
TIME FOR RM1 WITH 800 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 15 AND 
WORD INSERT PENALTY 0.7 
FIGURE C.4 PERCENTAGE OF EXECUTION 
TIME FOR RM1 WITH 800 SENONES, 4 
GAUSSIANS, LANGUAGE WEIGHT 14 AND 
WORD INSERT PENALTY 0.7 
  
FIGURE C.5 PERCENTAGE OF EXECUTION 
TIME FOR RM1 WITH 1000 SENONES, 4 
GAUSSIANS, LANGUAGE WEIGHT 12 AND 
WORD INSERT PENALTY 0.7 
FIGURE C.6 PERCENTAGE OF EXECUTION 
TIME FOR RM1 WITH 1200 SENONES, 4 
GAUSSIANS, LANGUAGE WEIGHT 14 AND 
WORD INSERT PENALTY 0.7 
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FIGURE C.7 PERCENTAGE OF EXECUTION TIME TAKEN BY MGAU_EVAL FOR TIMIT USING THE 
LANGUAGE WEIGHT AND WORD INSERT PENALTY GIVING THE LOWEST WER 
 
FIGURE C.8 PERCENTAGE OF EXECUTION TIME FOR TIMIT WITH 1500 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 11 AND WORD INSERT PENALTY 0.7 
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FIGURE C.9 PERCENTAGE OF EXECUTION 
TIME FOR TIMIT WITH 1500 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 12 AND 
WORD INSERT PENALTY 0.7 
FIGURE C.10 PERCENTAGE OF EXECUTION 
TIME FOR TIMIT WITH 1000 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 11 AND 
WORD INSERT PENALTY 0.7 
  
FIGURE C.11 PERCENTAGE OF EXECUTION 
TIME FOR TIMIT WITH 1500 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 12 AND 
WORD INSERT PENALTY 0.7 
FIGURE C.12 PERCENTAGE OF EXECUTION 
TIME FOR TIMIT WITH 1000 SENONES, 8 
GAUSSIANS, LANGUAGE WEIGHT 10 AND 
WORD INSERT PENALTY 0.7 
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APPENDIX D VERIFYING RESULTS FOR RM1 AND 
TIMIT  
4"#$ :+-(89()/$-+%152%$8.-$-3#$
 
FIGURE D.1 WER FOR RM1 USING THE 32-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
 
FIGURE D.2 WER FOR RM1 USING THE 64-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
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FIGURE D.3 WER FOR TIMIT USING THE 32-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
 
FIGURE D.4 WER FOR TIMIT USING THE 64-BIT INTEGER VERSION RECOGNISOR WITH THE 
BEST FIVE SETS OF PARAMETERS  
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APPENDIX E SOURCE CODE ANALYSIS 
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TABLE E.2 MEMBERS OF THE CORE MODEL STRUCTURE KBCORE_T 
ID Definition Description 
1 feat_t *fcb Feature structure. 
2 dict_t *dict Dictionary structure. 
3 dict2pid_t 
*dict2pid 
Index from dictionary to phoneme ID. 
4 lmset_t *lmset Language model structure. 
5 mgau_model_t 
*mgau 
Acoustic model for single stream. 
6 ms_mgau_model_t 
*ms_mgau 
Acoustic model for multiple streams. 
7 s2_semi_mgau_t 
*s2_mgau 
Acoustic model for Sphinx2 operating in semi-continuous 
mode. 
8 tmat_t *tmat Transition matrix. 
9 fillpen_t *fillpen Filler penalty parameter. 
10 subvq_t *svq SVQ parameter. 
11 gs_t *gs Gaussian selection parameters. 
12 s3lmwid32_t 
startwid 
Start word ID. 
13 s3lmwid32_t 
finishwid 
Finish word ID. 
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TABLE E.1 MEMBERS OF THE GLOBAL STRUCTURE KB_T 
ID Definition Description 
Core model structure for kb_t 
1 kbcore_t *kbcore Search parameters including pronunciation dictionary, 
acoustic models and language models. 
Variables related to input speech feature 
2 float32 ***feat Three dimension pointer to the input speech feature 
cepstrum. 
3 cmn_t *cmn Parameters for the cepstral mean normalisation of the 
speech feature frame. 
Structures containing parameters 
4 ascr_t *ascr Senone and composite senone scores for one frame. 
5 beam_t *beam Beam pruning parameters. 
6 fast_gmm_t 
*fastgmm 
Fast GMM computation parameters. 
7 pl_t *pl Phoneme look-ahead parameters. 
8 adapt_am_t 
*adapt_am 
Adaptation parameters. 
Structure to record the progress of search 
9 vithist_t *vithist Viterbi history built during search (mode 4 and 5). 
10 latticehist_t 
*lathist 
Viterbi history built during search (mode 3). 
11 stat_t *stat Statistics including timers and counters. 
File handles 
12 FILE *matchfp Match file handle. 
13 FILE *matchsegfp Match segmentation file handle. 
14 FILE 
*hmmdumpfp 
Dumping hidden Markov models along debugging. 
Other Variables 
15 int32 op_mode Mode of the search operation. 
16 char *uttid ID of the input speech. 
17 void *srch Pointer to search structure. 
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TABLE E.3 MEMBERS OF THE TRANSITION MATRIX STRUCTURE TMAT_T 
ID Member Definition Description 
1 int32 ***tp Three dimension pointer to the transition matrices, 
accessed as tp[tmatid][from-state][to-state] 
2 int32 n_tmat Storing the total number of transition matrices. 
3 int32 n_state Storing the number of emitting states for the HMM. 
 
TABLE E.4 MEMBERS OF THE WHOLE ACOUSTIC MODEL STRUCTURE MGAU_MODEL_T 
ID Definition Description 
1 int32 n_mgau Total number of senones (mixture Gaussians) in the 
acoustic model. 
2 int32 max_comp Maximum number of components in any of the mixtures. 
3 int32 veclen Vector length of the Gaussian density means. 
4 mgau_t *mgau Pointer to structure for storing each of the n_mgau 
senones. 
5 float 64 distfloor Floor value to prevent overflow of Mahalanobis distances 
overflowed. 
6 int32 comp_type Type of computation used in this set of mixture Gaussians. 
7 int32 verbose Whether to display information. 
8 int32 frm_sen_evl Number of senones evaluated in the most recent frame. 
9 int32 frm_gau_eval Number of Gaussians evaluated in the most recent frame. 
10 int32 
frm_ci_sen_eval 
Number of content independent (CI) senones evaluated in 
the most recent frame. 
11 int32 
frm_ci_gau_eval 
Number of CI Gaussians evaluated in the most recent 
frame. 
12 int32 gau_type Type of HMM, either continuous or semi-continuous. 
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TABLE E.5 MEMBERS OF THE SINGLE ACOUSTIC MODEL STRUCTURE MGAU_T 
ID Definition Description 
1 int32 n_comp Number of component Gaussians in the GMM model. 
2 int32 bstidx Index for the most likely Gaussians in this GMM model. 
3 int32 bstscr Score for the most likely Gaussians in this mixture of 
component. 
4 int32 updatetime The time the score for the most likely Gaussians is 
updated. 
5 float32 **mean Two dimensional pointer to the mean vectors for one 
GMM model, accessed as mean[n_comp][veclen] 
6 float32 **var Two dimensional pointer to the variation vectors for one 
GMM model, accessed as var[n_comp][veclen] 
7 float32 ***fullvar Three dimensional pointers to the full co-variance matrix 
for one GMM. 
8 float32 *lrd Pointers to the log reciprocal terms 
9 int32 *mixw One dimensional pointer to the mixture weight for one 
GMM (integer value, which are in logs3 domain) 
10 float32 *mixw_f One dimensional pointer to the mixture weight for one 
GMM (float values) 
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TABLE E.6 MEMBERS OF THE STATISTICS STRUCTURE STAT_T 
ID Definition Description 
Timers for current utterance 
1 ptmr_t tm_sen Senone computation 
2 ptmr_t tm_srch Search. 
3 ptmr_t tm_ovrhd GMM computation overhead. 
4 ptmr_t tm The whole run time to process the current utterance. 
Counters for current utterance 
5 int32 utt_sen_eval Senones evaluated. 
6 int32 utt_gau_eval Gaussians evaluated. 
7 int32 
utt_cisen_eval 
CI senones evaluated. 
8 int32 
utt_cigau_eval 
CI Gaussians evaluated. 
9 int32 
utt_hmm_eval 
HMM evaluated. 
10 int32 utt_wd_exit Words exits. 
11 int32 nfr Frames. 
Counter for all utterances 
12 float64 
tot_sen_eval 
Total number of CD senones evaluated. 
13 float64 
tot_gau_eval 
Total number of CD Gaussians evaluated. 
14 float64 
tot_ci_sen_eval 
Total number of CI senones evaluated. 
15 float64 
tot_ci_gau_eval 
Total number of CI Gaussians evaluated. 
16 float64 
tot_hmm_eval 
Total number of HMMs evaluated. 
17 float64 
tot_word_exit 
Total number of words evaluated. 
18 float64 tot_fr Total number of frames evaluated. 
 
322 
TABLE E.7 MEMBERS OF THE TIMER STRUCTURE PTMR_T 
ID Definition Description 
1 const char *name The name of the timer. 
2 float64 t_cpu CPU time accumulated since most recent reset operation. 
3 float64 t_elapsed Elapsed time accumulated since most recent reset 
operation. 
4 float64 t_tot_cpu Total CPU time since the creation of the timer. 
5 float64 
t_tot_elapsed 
Total elapsed time since the creation of the timer. 
 
,#)()#*,"(%#*,&%9"&9%#*!,"%F&*
TABLE E.8 MEMBERS OF THE TIMER STRUCTURE ASCR_T 
ID Definition Description 
1 int32 *senscr Pointer to senone scores in the current frame 
2 int 32 *comsen Pointer to composite senone scores in the current frame 
3 int32 *ssid_active The active senones in a frame. 
4 int32 
*comssid_active 
Composite senone active 
5 int32 *sen_active Record whether the current state is active 
6 int32 
*rec_sen_active 
Most recent senone active state 
7 int32 
**cache_ci_senscr 
Cache of CI senscr in the next pl_windows frames, 
including this frame. 
8 int32 
*cache_best_list 
Cache of best the CI senscr the next pl_windows, 
including this frame. 
9 int32 n_sen Number of senones 
10 int32 n_cisen Number of CI senones. 
11 int32 n_comsen Number of composite senones. 
12 int32 n_sseq Number of senone sequences. 
13 int32 n_comsseq Number of composite senone sequence. 
14 int32 pl_win Phoeme lookahead window. 
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TABLE E.9 AUXILIARY MEMBERS OF THE SEARCH STRUCTURE SRCH_T 
ID Definition Description 
1 int32 op_mode Search operation mode. 
2 char *uttid Input speech ID. 
3 stat_t *stat Statistics including timers and counters during the search 
4 kbcore_t *kbc Kbcore structure 
5 ascr_t *ascr Senone and composite senone scores for one frame. 
6 beam_t *beam Parameters related to beam pruning. 
7 fast_gmm_t 
*fastgmm 
Parameters for fast GMM computation. 
8 pl_t *pl Parameters for phoneme look-ahead. 
9 adapt_am_t 
*adapt_am 
Parameters for adaptation. 
10 vithist_t *vithist The viterbi history built during search (mode 4 and 5) 
11 latticehist_t 
*lathist 
The viterbi history built during search (mode 3) 
12 FILE *matchfp Handle for the match file. 
13 FILE *matchsegfp Handle for the match segmentation file. 
14 FILE 
*hmmdumpfp 
Handle for dumping HMMs for debugging. 
 
 
 
 
 
 
 
324 
TABLE E.10 GENERAL MEMBERS OF THE SEARCH STRUCTURE SRCH_T 
ID Definition Description 
15 int32 cache_win Length of windows for approximate search 
16 int32 
cahe_win_strt 
Start index of the window near the end of a block 
17 int32 senscale Senone scale 
18 int32 *ascale Pointer to array of the senone scale for the whole sentence 
19 int32 *ascale_sz Length of the asenone scale array 
20 int32 num_frm Number of frames of speech processed 
21 int32 *segsz Pinter to array of the size of segments for each call 
22 int32 *segsz_sz Size of the segments size 
23 int32 num_segs Number of segments the search has decoded 
 
TABLE E.11 FUNCTION POINTER MEMBERS OF THE SEARCH STRUCTURE SRCH_T 
ID pointer name Description 
Function pointers for preparation 
24 srch_init Initialise search 
25 srch_uinit Un-initialise search 
26 srch_utt_begin Begin search for one utterance 
27 srch_utt_end End search for one utterance 
28 srch_decode Recognition function 
29 srch_set_lm Set language model operation 
30 srch_add_lm Add language model operation 
31 srch_delete_lm Delete language model operation 
32 srch_read_fsgfile Read finite-state-grammer operation 
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ID pointer name Description 
Function pointers for approximate search 
33 srch_gmm_compute_lv1 Compute CI GMM scores 
34 srch_one_srch_frame_lv1 Search one frame of speech 
35 srch_hmm_compute_lv1 Compute the CI HMM scores 
36 srch_eval_beams_lv1 Compute the beams 
37 srch_propagate_graph_ph_lv1 Propagate the graph at phone level 
38 srch_propagate_graph_wd_lv1 Propagate the graph at word level 
Function pointers for detail search 
39 srch_gmm_compute_lv2 Compute CD GMM scores 
40 srch_one_srch_frame_lv2 Search one frame of speech 
41 srch_hmm_compute_lv2 Compute CD HMM scores 
42 srch_eval_beams_lv2 Compute beams 
43 srch_propagate_graph_ph_lv2 Propagate graph in phone level 
44 srch_propagate_graph_wd_lv2 Propagate graph in word level 
Function pointers for other purposes 
45 srch_select_active_gmm Select active GMM for next frame 
46 srch_rescoring Re-compute score 
47 srch_compute_heuristic Compute score heuristically 
48 srch_frame_windup Window up input speech frame 
49 srch_shift_one_cache_frame Shift one cache frame 
Function pointers for output 
50 srch_gen_hyp Generate hypothesis of the input speech 
51 srch_gen_dag Generate directed acyclic graph 
52 srch_dump_vithist Dump details of vithist tree 
53 srch_bestpath_impl Generate best search path 
54 srch_dag_dump Dump details of directed acyclic graph 
 
326 
+"0$ 81),2(.)$!)!59%(%$
 
$#5#$*=*+9)"&'()*1!')*
¾ Definition: int32 main 
¾ Description: Defined in decode.c. The main function of the Sphinx 3 speech 
recogniser sphinx_decode. 
¾ Inputs: The parameters required by Sphinx 3, which are specified by command 
lines. 
¾ Outputs: Return zero if the recognition is success. 
¾ Procedures: 
1) Print the hostname, the directory, compile time of the recogniser, by calling 
function print_appl_info, defined in info.h 
2) Initialise the command line with default values, by calling function 
cmd_ln_appl_enter, defined in cmd_ln.c 
3) Set the memory usage limit to the maximum of the system, by calling function 
unlimit, defined in unlimit.c 
4) Initialise the main structure kb_t, by calling function kb_init, defined in kb.c 
5) Choose one of the following operations 
a) If -ctl is specified in command line, process a list of input speech 
utterances, by calling function ctl_process, defined in corpus.c 
b) If -utt is specified in command line, process a single input speech 
utterance, by calling function ctl_process_utt, defined in corpus.c 
c) If neither -ctl nor -utt is specified in the command line, report error. 
6) Report the statistics information for the recognition, by calling function 
stat_report_corpus, defined in sta.c 
7) Free the main structure kb_t, by calling function kb_free, defined in kb.c 
8) Free the command line initialisation, by calling function cmd_ln_appl_exit, 
defined in cmd_ln.c 
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¾ Definition: ptmr_t ctl_process  
(char *ctlfile, char *ctllmfile, char * ctlmllrfile, 
int32 nskip, int32 count, 
void (*func) (void *kb, char *uttfile, int32 sf, int32 ef, char *uttid ), 
void *kb ); 
¾ Description: Defined in corpus.c. Process a list of speech utterances which are 
listed in the control file specified by command line option -ctl. 
¾ Inputs:  
1) The name of the control file that specifies the list of speech utterances 
2) The name of the control file that specifies the language model for the 
corresponding utterances 
3) The name of the control file that specify the mllr for the corresponding 
utterances 
4) The number of entries to be skipped at the beginning of the control file 
5) The number of entries to be processed after those skipped ones in the control 
file 
6) The function used to recognise each of the speech utterances. 
7) Pointer to the global structure kb_t 
¾ Outputs: Statistical information of the whole recognition process. 
¾ Procedures: 
1) Check whether the specified control files for the speech utterances, the language 
models and mllr can be opened or not. If not exit the program. 
2) Reset the timer, by calling function ptmr_init, defined in profile.c 
3) Skip the entries of the control files by calling function ctl_read_entry, defined 
in corpus.c 
4) For each of the entries in the control files, perform the following steps: 
a) Read the entry of control file, by calling function ctl_read_entry, defined 
in corpus.c 
b) Start the timer, by calling function ptmr_start, defined in profile.c 
c) Recognise the speech utterance, by calling function utt_decode, defined in 
utt.c 
d) Stop the timer, by calling function ptmr_stop, defined in profile.c 
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e) Report the statistics information for the current utterance 
f) Reset the timer, by calling function ptmr_init, defined in profile.c 
5) Close the control files. 
6) Return the statistical information. 
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¾ Definition: void utt_decode  
(void *data, utt_res_t *ur, int32 sf, int32 ef, char *uttid ); 
¾ Description: Defined in utt.c. Compute the feature vectors of the input speech and 
perform recognition. 
¾ Inputs:  
1) The global structure kb_t 
2) The utterance resource structure utt_rest_t 
3) Start frame for decoding 
4) End frame for decoding 
5) The ID of utterance 
¾ Outputs: None. 
¾ Procedures: 
1) Read the input speech cepstral file and build feature vectors for the entire 
utterance, by calling function feat_s2mfc2feat, defined in feat.c 
2) Record the total number of frames in the input speech utterance if the feature 
vectors are built successfully, otherwise report an error 
3) Initialise the recognition of the utterance, by calling function utt_begin, defined 
in utt.c 
4) Recognise a block of incoming feature vectors, by calling function 
utt_decode_block, defined in utt.c 
5) Finish the recognition of the utterance, by calling function utt_end, defined in 
utt.c 
6) Update the total number of frames processed, defined in the statistics structure 
stat_t. 
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¾ Definition: void utt_decode_blk 
(float ***block_feat, int32 no_frm, int32 *curfrm, kb_t *kb); 
¾ Description: Defined in utt.c. Call the next layer function to recognise a block of 
incoming feature vectors. 
¾ Inputs:  
1) The incoming block of feature vectors 
2) The number of feature vectors (frames) in the current speech utterance 
3) The total number of speech frames recognised so far for all speech utterances 
4) The global structure kb_t 
¾ Outputs: None. 
¾ Procedures: 
1) Recognise the incoming block of feature vectors, by calling function 
srch_utt_decode_blk, defined in srch.c 
2) Report an error if the recognition is not successful. 
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¾ Definition: int32 srch_utt_decode_blk  
(srch_t *s, float ***block_feat, int32 block_nfeatvec, int32 curfrm); 
¾ Description: Defined in srch.c. This is the controlling function for the search 
operations in the recognition of the input speech. 
¾ Inputs:  
1) The search structure srch_t 
2) The incoming block of feature vectors 
3) The number of feature vectors (frames) in the current speech utterance 
4) The total number of speech frames recognised so far for all speech utterances 
¾ Outputs: Return success if all the utterances have been recognised successfully. 
¾ Procedures: 
1) The user-defined search function is used to replace the default search operations 
described below, if it is provided 
2) Start the timer used to compute the senone overhead, by calling function 
ptmr_start, defined in profile.c 
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3) Compute the CI senone scores for the first few frames of the speech, by calling 
function approx_ci_gmm_compute, defined in gmm_wrap.c 
4) Stop the senone overhead timer, by calling function ptmr_end, defined in 
profile.c 
5) For each frame of the input speech frames, the following operations are 
performed: 
a) Start the timer for computing the senone, by calling function ptmr_start, 
defined in profile.c 
b) Select the active GMM for this frame, by calling function 
srch_TST_select_active_gmm, defined in srch_time_switch_tree.c 
c) Compute the CD senone scores for the current frame, by calling function 
s3_cd_gmm_compute_sen_comp, defined in gmm_wrap.c 
d) Stop the timer for computing senone, by calling function ptmr_end, 
defined in profile.c 
e) Start the timer for graph searching, by calling function ptmr_start, defined 
in profile.c 
f) Use the user-defined function to search for one frame, if it is provided. 
g) Compute the HMM score heuristically if reuired, by calling function 
srch_TST_compute_heuristic, defined in srch_time_switch_tree.c 
h) Compute the HMM score, by calling function 
srch_TST_hmm_compute_lv2, defined in srch_time_switch_tree.c 
i) Propagate the tokens at the phone-level, by calling function 
srch_TST_propagate_graph_ph_lv2, defined in srch_time_switch_tree.c 
j) Return search failure if the search in phone-level is not successful 
k) Propagate the tokens at the word-level, by calling function 
srch_TST_propagate_graph_wd_lv2, defined in srch_time_switch_tree.c 
l) Return search failure if the search in word-level is not successful 
m) Stop the timer for graph searching, by calling function ptmr_end, defined 
in profile.c 
n) Start the timer for computing the senone overhead, by calling function 
ptmr_start, defined in profile.c 
o) Shift one frame or skipped to the next frame, by calling function 
srch_TST_shift_one_cache_frame, defined in srch_time_switch_tree.c 
331 
p) Compute the CI senone scores for the current frame of speech, by calling 
function approx_ci_gmm_compute, defined in gmm_wrap.c 
q) Stop the timer for computing senone and overhead, by calling function 
ptmr_end, defined in profile.c 
6) Update the total number of frames have been processed 
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¾ Definition: int32 approx_ci_gmm_compute 
(void *srch, float32 *feat, int32 cache_idx, int32 wav_idx ); 
¾ Description: Defined in gmm_wrap.c. This function is responsible for computing 
the CI senone scores. 
¾ Inputs:  
1) The search structure srch_t 
2) Feature vector for one frame of speech 
3) Cache index 
4) Frame index 
¾ Outputs: Return success if the current frame has been processed successfully. 
¾ Procedures: 
1) Compute the CI senone scores, by calling function approx_cont_mgau_ci_eval, 
defined in approx_cont_mgau.c 
2) Update the number of CI senones evaluated in current frame 
3) Update the number of CI Gaussians evaluated in current frame 
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¾ Definition: void approx_cont_mgau_ci_eval  
(kbcore_t *kbc, fast_gmm_t *fg, mdef_t *mdef, float32 *feat, 
int32 *ci_senscr, int32 *best_score, int32 fr ); 
¾ Description: Defined in approx_cont_mgau.c. This function evaluates the 
approximate CI senone scores for one frame of input speech. 
¾ Inputs:  
1) The core structure kbcore_t 
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2) The structure holding the parameters for fast GMM computation 
3) The model definition structure 
4) Feature vector for one frame of speech 
5) Array to store the CI scores calculated for current frame 
6) Variable to store the best score 
7) The frame index 
¾ Outputs: None 
¾ Procedures: 
1) Find out the list of CI senones, by calling function mdef_is_cisenone, defined in 
mdef.c 
2) For each of the CI senones, compute the senone score, by calling function 
approx_mgau_eval, defined in approx_cont_mgau.c 
3) Store each CI senone scores 
4) Find out the best CI senone score 
5) Update the number of Gaussians evaluating in the current frame of speech 
6) Update the number of senones evaluated for the current frame of speech 
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¾ Definition: int32 s3_cd_gmm_compute_sen_comp  
(void *srch, float32 **feat, int32 wav_idx); 
¾ Description: Defined in gmm_wrap.c. This function is responsible for computing 
the CD senone scores and composite senone scores by calling its children function. 
¾ Inputs:  
1) The search structure srch_t 
2) Feature vector for one frame of speech 
3) The frame index 
¾ Outputs: Return success if the current frame has been processed successfully. 
¾ Procedures: 
1) Compute the CD senone scores, by calling function s3_cd_gmm_compute_sen, 
defined in gmm_wrap.c 
2) Compute the composite senone scores from the senone scores, by calling 
function dict2pid_comsenscr, defined in dict2pid.c 
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¾ Definition: int32 s3_cd_gmm_compute_sen  
(void *srch, float32 **feat, int32 wav_idx ); 
¾ Description: Defined in gmm_wrap.c. This function is responsible for computing 
the CD senone scores by calling its children function. 
¾ Inputs:  
1) The search structure srch_t 
2) Feature vector for one frame of speech 
3) The frame index 
¾ Outputs:  
¾ Procedures: 
1) Depending on the type of acoustic model provided, call the appropriate function 
to compute the CD senone scores 
a) if the model is multi-stream, use ms_cont_mgau_frame_eval, defined in 
ms_mgau.c 
b) if the model is semi-continuous, use s2_semi_mgau_frame_eval, defined 
in s2_semi_mgau.c 
c) if the model is continuous, use approx_cont_mgau_frame_eval, defined in 
approx_cont_mgau.c 
2) Update the number of CI senones evaluated in current frame 
3) Update the number of CI Gaussians evaluated in current frame 
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¾ Definition: int32 approx_cont_mgau_frame_eval  
(kbcore_t *kbc, fast_gmm_t *fastgmm, ascr_t *a, float32 *feat, 
int32 frame, int32 *cache_ci_senscr, ptmr_t *tm_ovrhd); 
¾ Description: Defined in approx_cont_mgau.h. This function evaluates the 
approximate CD senone scores for one frame of input speech. The fast GMM 
computation techniques are implemented in this function. 
¾ Inputs:  
1) The core structure kbcore_t 
2) The structure holding the parameters for fast GMM computation 
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3) The structure used to store all of the senones scores 
4) Feature vector for one frame of speech 
5) The current frame number 
6) The CI scores for current frame 
7) The timer for recording the computational overhead 
¾ Outputs: The best CD senone scores for current frame 
¾ Procedures: 
1) Start the timer for computing the overhead, by calling function ptmr_start, 
defined in profile.c 
2) Prepare the different parameters for different fast GMM computation 
techniques. 
3) Stop the timer for computing the overhead, by calling function ptmr_end, 
defined in profile.c 
4) Decide if the current frame should be skipped by calling function approx_isskip, 
defined in approx_cont_mgau.c 
5) If the current frame should be skipped, then tighten the beam used for Gaussian 
selection 
6) For each of the senones, do the following steps: 
a) for CI senones, the scores are copied from the CI senones computation 
b) for CD senones, those that are active are computed and the process is as 
following 
i) ,I WKH VFRUH IRU &' VHQRQH¶V SDUHQW &, VHQRQH LV ZLWKLQ WKH EHDP
compute the senone score, by calling function approx_mgau_eval, 
defined in approx_cont_mgau.c 
ii) ,IWKHVFRUHIRU&'VHQRQH¶VSDUHQW&,VHQRQHLVRXWRIWKHEHDP
then the CD senone score is equal to its parent CI senone score 
c) Compare the senone scores with the current best value and keep the best 
score. 
7) Update the number of CI senones evaluated in the current frame 
8) Update the number of CI Gaussians evaluated in the current frame 
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¾ Definition: int32 approx_mgau_eval 
(gs_t *gs, subvq_t *svq, mgau_model_t *g, fast_gmm_t *fastgmm,  
int32 s, int32 *senscr, float32 *feat, int32 best_cid, int32 svq_beam, 
int32 fr ); 
¾ Description: Defined in approx_cont_mgau.c. This function computes the senone 
scores for the given senone and for one frame of input speech. The fast GMM 
computation technique is also implemented in this function. 
¾ Inputs:  
1) The Gaussian selector structure gs_t 
2) The sub-vector quantisation structure subvq_t 
3) The structure holding the parameters for one senone 
4) The fast GMM computation structure fast_gmm_t 
5) The index of the senone 
6) The array to store the senone scores 
7) Feature vector for one frame of speech 
8) The best codebook index used in Gaussian selector 
9) The beam for sub-vector quantisor 
10)  The frame number 
¾ Outputs: The number of Gaussians computed 
¾ Procedures: 
1) Determine the number of Gaussians to be used for computation using of the 
functions below 
a) if Gaussian selection is to be used, call function gs_mgau_shortlist, 
defined in gs.c 
b) if sub-vector quantisation is to be used, call function 
subvq_mgau_shortlist defined in subvq.c 
c) if none technique used for fast GMM computation, use function 
mgau_n_comp defined in cont_mgau.h 
2) Compute the senone score by calling one of the following functions 
a) if sub-vector quantisation is used, call function subvq_mgau_eval defined 
in subvq.c 
b) otherwise, use the function mgau_eval defined in cont_mgau.c 
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3) If the senone score is out of range, recomputed the score without the Gaussian 
selection 
4) Save the senone secure 
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¾ Definition: int32 mgau_eval 
(mgau_model_t *g, int32 m, int32 *active_comp,  
float32 *x, int32 fr, int32 bUpdBstldx); 
¾ Description: Defined in cont_mgau.c. The mgau_eval function is used to compute 
the senone score by measuring the Mahalanobis distance between a given senone 
and one frame of input speech. 
¾ Inputs:  
1) The entire Gaussian mixture model for this senone 
2) The senone index 
3) An array that includes the information specifying which component of the 
GMM model is used in the evaluation. 
4) The feature vector for one frame of input speech 
5) The frame number 
6) A indicator to decide whether the best index for the GMM is updated 
¾ Outputs: The senone score 
¾ Procedures: 
1) Initialise the best score to S3_LOGPROB_ZERO, defined in s3types.h 
2) Initialise the index for the best score to NO_BSTIDX, defined in s3types.h 
3) Set the update time for the best score to the frame number 
4) By default, Evaluate all components of the GMM to produce the senone score 
5) If the active list is provided, evaluate the active components of GMM to 
produce the senone score. 
6) Print a warning if the computed score is equal to S3_LOGPROB_ZERO. 
7) Return the score 
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APPENDIX F LIST OF DEVELOPED BASH SCRIPT 
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0.create-folder 
1.install-language-model-trainer 
2.install-acoustic-model-trainer 
3.install-speech-recogniser 
4.install-aligner 
5.1-setup-database-an4 
5.2-setup-database-rm1 
5.3-setup-database-timit 
6.train-language-model-timit 
7.0-train-acoustic-model 
7.1-train-acoustic-model-an4 
7.2-train-acoustic-model-rm1 
7.3-train-acoustic-model-timit 
8.1-recognise-speech-by-perl-script 
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computeacc.pl 
9.0.0-recognise-speech 
9.0.1-recognise-speech-an4 
9.1.1-recognise-speech-an4 
9.0.2-recognise-speech-rm1 
9.1.2-recognise-speech-rm1 
9.0.3-recognise-speech-timit 
9.1.3-recognise-speech-timit 
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10- recompile-sphinx3-for-gprof 
10.1-copy-sphinx3-source-code-copysrc.pl 
10.2-compile-sphinx3-source-code-Makefile 
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11.0-create-modifed-sphinx3 
11.1-recompile-modifed-sphinx3 
11.2-recompile-modifed-sphinx3-export-data 
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12.0.1-verify-one-recogniser-an4 
12.1.1-verify-inc-recogniser-an4 
12.2.1-verify-top5-recognition-an4 
12.0.2-verify-one-recogniser-rm1 
12.1.2-verify-inc-recogniser-rm1 
12.2.2-verify-top5-recognition-rm1 
12.0.3-verify-one-recogniser-timit 
12.1.3-verify-inc-recogniser-timit 
12.2.3-verify-top5-recognition-timit 
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APPENDIX G LIST OF DEVELOPED C CODE 
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Added head files: 
mf_struct.h  s3float.h  mgauandfeat.h  s3database.h 
Modified head file: 
cont_mgau.h 
Added C files: 
s3float.c  mgauandfeat.c  s3database.c 
Modified C files: 
cont_mgau.c  utt.c   decode.c 
srch_time_switch_tree.c 
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Added head files: 
mf_struct.h  s3database.h 
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Added C file: 
s3database.c 
Modified C files: 
logs3.c   utt.c  decode.c 
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Added header files: 
mf_struct.h   mgauandfeat.h   mgaueval.h 
Added C files: 
mgauandfeat.c   mgaueval.c 
mgauandfeat_test.c  mgaueval_test.c 
mf_float2int.c   mf_float2long.c 
mf_bin2vhd_int.c 
mf_bin2log_float.c  mf_bin2log_int.c  mf_bin2log_long.c 
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Added header files: 
mf_struct.h   mgauandfeat.h   mgaueval.h 
sdram.h   mytime.h 
Modified head files: 
platform.h   core.h    logic.h 
Added C files : 
mgauandfeat.c   mgaueval.c 
mgaueval_SDRAM.c 
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APPENDIX H LIST OF DEVELOPED VHDL CODE 
 
'"#$ %+).)+$%,.-+$3.415+$>%%3?$
 
Package for parallel implementation: 
package_parallel.vhd 
package_parallelnumber.vhd  package_featmgaunumber.vhd 
Delay module: 
m_delay.vhd   m_delaybit.vhd 
Basic calculation module (BCM): 
m_fmv.vhd 
Parallel adder module (PAM): 
m_fmvadd.vhd  m_addxx.vhd   m_fmvxx.vhd 
DVAL calculation module (DCM): 
m_dvalsub.vhd  m_dvalxx.vhd 
Gaussian score calculation module (GSCM): 
m_gauscr.vhd   m_gauscrxx.vhd 
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Senone score calculation module (SSCM): 
m_scoreadd.vhd 
m_logadd.vhd   m_pqdr_nreg.vhd 
m_addtbladd_nreg.vhd package_addtbl.vhd 
Senone score module (SSM): 
m_scorexx.vhd 
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Package for parallel implementation: 
package_parallel.vhd 
package_parallelnumber.vhd  package_featmgaunumber.vhd 
ROM read control module (ROM-RCTL): 
m_fmci.vhd 
ROM for speech feature vector (ROM-FEAT): 
m_rom_featxx.vhd  package_fcaw_an406-fcaw-b.int8 
ROM for senone data (ROM-SENONE): 
m_rom_mgauxx.vhd 
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ROM for mean vector (ROM-MEAN): 
m_rom_meanxx.vhd  package_mgau_mean.int8 
ROM for variance vector (ROM-VAR): 
m_rom_varxx.vhd  package_mgau_var.int8 
ROM for DVAL value (ROM-DVAL): 
m_rom_dval.vhd  package_mgau_dval.int8 
ROM for mixture weight (ROM-MIXW): 
m_rom_mixw.vhd  package_mgau_mixw.int8 
On-chip ROM data module (ROM-DM): 
m_dataxx.vhd 
Senone score module with On-chip ROM data module (SSM-ROM): 
m_dataxxscorexx.vhd 
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Package for parallel implementation: 
package_parallel.vhd 
package_parallelnumber.vhd  package_featmgaunumber.vhd 
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BRAM read control module (BRAM-RCTL): 
m_bram_fmci.vhd  
BRAM for speech feature vector (BRAM-FEAT): 
m_bram_featxx.vhd 
BRAM for senone data (BRAM-SENONE): 
m_bram_mgauxx.vhd 
Basic BRAM module (BRAM-BASIC): 
m_bram_unit.vhd  m_bram_wctl.vhd 
Parallel BRAM module (BRAM-PARALLEL): 
m_bram_unitxx.vhd  m_bram_wctlxx.vhd  m_bram_dp1w1r 
On-chip BRAM data module (BRAM-DM): 
m_bram_dataxx.vhd 
Senone score module with On-chip BRAM data module (SSM-BRAM): 
m_bram_dataxxscorexx.vhd 
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For ROM-DM: 
test_m_dataxx.vhd   test_m_dataxx-b.vhd 
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do_test_m_dataxx.do 
For SSM: 
test_m_scorexx.vhd   do_test_m_scorexx.do 
For SSM-ROM: 
test_m_dataxxscorexx.vhd  test_m_dataxxscorexx-b.vhd 
do_test_m_dataxxscorexx.do  do_test_m_dataxxscorexx-b.do 
For BRAM: 
m_amba_data.vhd   m_load_data.vhd 
package_amba.int8.vhd  package_amba.int40.vhd 
test_m_bram_dataxx.vhd  test_m_bram_dataxx-b.vhd 
do_test_m_bram_dataxx-1.do do_test_m_bram_dataxx-b1.do 
do_test_m_bram_dataxx-2.do do_test_m_bram_dataxx-b2.do 
For SSM-BRAM: 
test_m_bram_dataxxscorexx.vhd  test_m_bram_dataxxscorexx-b.vhd 
do_test_m_bram_dataxxscorexx-1.do 
do_test_m_bram_dataxxscorexx-b1.do 
do_test_m_bram_dataxxscorexx-2.do 
do_test_m_bram_dataxxscorexx-b2.do 
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For SSM-ROM: 
APBSlave_bram_dataxxscorexx.vhd 
For SSM-BRAM: 
APBSlave_dataxxscorexx.vhd 
User constrain file: 
apbslave.ucf 
Other essential files for building AMBA AHB bus: 
AHBAHBTop.vhd 
AHBDecoder.vhd  AHBMuxS2M.vhd 
AHMDefaultSlave.vhd AHBAPBSys.vhd 
AHB2APB.vhd  AHBZBTRAM.vhd 
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APPENDIX I  INTEGRATOR/AP SYSTEM 
 
This appendix gives the background information about the Integrator/AP system [120] 
and the AMBA bus [129] used for communication between the core module and logic 
module in the Integrator/AP system. 
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The most important clock signals in the Integrator/AP system are listed in Table I.1. 
TABLE I.1 CLOCK USED IN INTEGRATOR/AP EVALUATION BOARD 
Name Location Range Description 
SYSCLK Motherboard 3 to 50 MHz System bus clock 
CORECLK Core module 12 to 160 MHz Processor core clock 
LCLK Core module 6 to 66 MHz Local memory bus clock 
REFCLK Core module 24MHz Reference clock 
CLK1, CLK2 Logic module 1 to 160 MHz On board clock generator 
 
The SYSCLK is used for the system bus. The range of SYSCLK is controlled by 
oscillator register SC_OSC (address 0x11000004), which is locked by lock register 
SC_LOCK (address 0x1100001C). The SC_OSC should be unlocked by writing 
0x0000A05F to SC_LOCK before its value can be changed. After change, write any 
value rather than 0x0000A05F to look the SC_OSC. 
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The CORECLK is used for the ARM9 processor, and LCLK is used for access the local 
SDRAM memory. The range of CORECLK and LCLK is controlled by oscillator 
register CM_OSC (address 0x10000008), which is locked by lock register CM_LOCK 
(address 0x10000014). The CM_OSC should be unlocked by writing 0x0000A05F to 
CM_LOCK before its value can be changed. After change, write any value rather than 
0x0000A05F to look the CM _OSC. 
REFCLK is a reference clock running at 24 MHz, which can be used for the core 
module reference clock cycle counter register (CM_REFCNT, address 0x10000014). 
The CM_REFCNT is a 32-bit count value and counts up at the fixed reference clock 
frequency of 24MHz, which can be used as a real-time counter. 
The CLK1 and CLK2 are the user-defined clock generators in the FPGA. The 
configuration of them is dependent on the design implemented in FPGA. 
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In order to get access to the resources available on the Integrator/AP system, its 
memory map is introduced below. There are four main regions in the system memory 
map, as shown in Figure I.1. The first address region from 0x00000000 to 
0x0FFFFFFF is used for the resources that are available on the motherboard, including 
the external bus interface (EBI), system control and peripheral registers, which are 
shown in Figure I.2. For the first 256MB space, the core module and logic module 
consider it in a different way. For core module, the address can be used to access its 
local synchronous static random access memory (SSRAM) or SDRAM. For logic 
module, this space is just the alias to the EBI. The peripheral component interconnect 
(PCI) address range 0x40000000 to 0x7FFFFFFF is used for PCI bus access on the 
Integrator/AP motherboard. 
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FIGURE I.1TOP LEVEL INTEGRATOR/AP MEMORY MAP [126] 
 
FIGURE I.2 MEMORY MAP FOR MOTHERBOARD [126] 
The core module alias memory region can also be further divided into four parts, with 
each part representing the SDRAM located on each core module, as shown in Figure 
I.3. Those alias addresses are used to access the SDRAM from the system bus by any of 
the core modules. Each of those SDRAM can also be accessed through its local address 
by its hosting core module, which is 0x00000000 to 0x0FFFFFFF as shown in Figure 
I.3. 
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FIGURE I.3 MEMORY MAP FOR CORE MODULE [126] 
The logic module region can be further divided into four parts, with each part 
representing one logic module, as shown in Figure I.4. Each logic module has its own 
address decoder to decode its own address space. The resources available on each logic 
module are mainly dependent on the designs implemented in it. 
 
FIGURE I.4 MEMORY MAP FOR LOGIC MODULE [126] 
 
353 
("6$ !37!$71%$$
 
AHB is a new generation of AMBA bus for high-performance system. ASB is the first 
generation of AMBA system bus. They are suitable for bus masters, on-chip memory 
blocks, external memory interfaces, high-bandwidth peripherals, direct memory access 
(DMA) slave peripherals. Either AHB or ASB should be chosen as the system bus. 
AMBA APB is an extension to the system bus that builds on either AHB or ASB, 
which is suitable for any peripherals that are low power, low bandwidth and not 
requiring the high performance of a pipelined bus interface. It is encapsulated as a 
single AHB or ASB slave device. The typical AMBA system is shown in Figure I.5. 
 
FIGURE I.5 A TYPICAL AMBA SYSTEM [126] 
Four types of components are essential in a typical AMBA AHB based system: AHB 
master, AHB slave, AHB arbiter and AHB decoder. Note that multiple AHB masters 
and slaves can be connected to the AMBA bus. A system with three masters and four 
slaves are shown in Figure I.6. 
354 
 
FIGURE I.6 THE AMBA AHB SYSTEM WITH THREE MASTERS AND FOUR SLAVES [126] 
The AHB master provides the address and control information to initiate the read or 
write operation. The AHB slave responds to the read or write operation and returns the 
transfer statues. The AHB arbiter is required to ensure that only one master can imitate 
the read or write operation at any given time. The AHB decoder is needed to decode the 
transfer address to provide the select signal for the involved salve.  
For the Integrator/AP system, the ARM9 processor in each core module is consider as 
the AHB master, the other resources on the core module, motherboard and logic 
module are considered as AHB slave. The AHB arbiter is implemented in the system 
controller FPGA in the motherboard. As the Integrator uses the distributed address 
decoding scheme, the AHB decoder is divided into two parts, the central decoder and 
the individual decoder. The central decoder that is implemented in the system controller 
FPGA responds to full address space that is not occupied by the peripherals. Once a 
core module or logic module is fitted, the response from the central decoder is blocked 
and the individual decoder that implemented in its FPGA responds to its own address 
area. 
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The interface of a typical AHB slave module according to the AMBA specification is 
shown in Figure I.7. The details of the inputs and outputs can be found in Table I.2. 
 
FIGURE I.7 THE INTERFACE OF AHB SLAVE MODULE [129] 
There are four types of transfer defined in HTRANS[1:0] which are explained below: 
1) NONSEQUENTIAL means a single transfer or the first transfer of a burst. 
2) SENUENTIAL means the remaining transfer in a burst. 
3) IDLE means no data transfer is required. 
4) BUSY means the master continues the burst of transfer but the next transfer 
cannot take place immediately. 
For the transfer burst type HBURST[2:0], four, eight and sixteen-bit bursts as well as 
single transfer and undefined-length burst are defined. The four, eight and sixteen-bit 
bursts can be operated as incrementing bursts or wrapping burst, in which the address 
of the transfer for the burst is just the increment of the previous address or is wrapped 
when the boundary is reached. 
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TABLE I.2 INPUTS AND OUTPUTS FOR AHB SLAVE [129] 
Name Type Description 
HCLK Input Clock signal for the bus transfer, valid on the rising 
edge. 
HRESETn Input Rest signal for the bus transfer, valid when LOW. 
HSELx Input Slave select signal, indicates whether the current 
transfer is for this slave. 
HADDR[31:0] Input Address bus. 
HWRITE Input Transfer direction, means write transfer when HIGH 
and read transfer when LOW. 
HTRANS[1:0] Input Transfer type, indicates the type of the current 
transfer 
HSIZE[2:0] Input 
Transfer size, typically 8-bit, 16-bit and 32-bit. 
AMBA system allowed up to a maximum of 1024-
bit. 
HBURST[2:0] Input Transfer burst type, to indicate whether current 
transfer is a part of a burst transfer. 
HWDATA[31:0] Input Write data bus, transfer from master to slave. 
HREADY Output Transfer done, means a transfer is down when HIGH 
and transfer should be extended when LOW. 
HRESP[1:0] Output Transfer response, provides additional information 
about the transfer status. 
HRDATA[31:0] Output Read data bus, transfer from slave to master. 
 
There are four types of transfer defined in HRESP [1:0] which are explained below: 
1) OKAY means the transfer has completed successfully. 
2) ERROR means the transfer is unsuccessful. 
3) RETRY means the transfer has not yet completed, the master should continue 
retry the transfer until it completes. 
4) SPLIT means the transfer has not yet completed, the master should continue 
retry when it is next granted access to the bus. 
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The AHB slave for the logic module in Integrator/AP system is slightly different from 
the one shown in Figure I.7. In the Integrator/AP system, the slave select signal HSELx 
is not provided as input but created from its own individual decoder according to the 
input address HADDR. Another difference is that the Integrator/AP system use the 
bidirectional bus HDATA for the write bus HWDATA and read bus HDREAD. The 
rest of the input and output signals shown in Figure I.7 are all used in the AHB slave in 
the Integrator/AP system. 
The AHB transfer (either write or read) consists of two phase: 
1) Address phase, in which the address and the control signal are provided. This 
phrase only last for one cycle and cannot be extended, so the salve must sample 
the address and the control signal during this time. 
2) Data phase, which can last for one or more cycles. It can be extended by the 
HREADY when it is LOW, which means extra time is required by the slave to 
sample the data when it is a write transfer or to provide the data when it is in a 
read transfer. 
An example of multiple AHB two-phase transfers is shown in Figure I.8. 
 
FIGURE I.8 EXAMPLE OF MULTIPLE TRANSFERS FOR AHB SLAVE [129] 
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The address A and its control signals are available at T2. Either the write data A or read 
data A is available at the next clock cycle T3 when HREADY is HIGH. For the address 
B and its control signals which are available at T3, the HREADY is LOW at T4, which 
results in an extra cycle inserted for this transfer. So the write data B is kept available 
for an extra cycle until T5 or the read data B is not available until T5. If HREADY is 
still LOW at T5, then another cycle is inserted to extend the transfer. While the transfer 
for address B is extended, the address C is also extended. 
The address phase of any transfer is always available during the data phase of previous 
transfer. This overlapping between the address phase and data phase are fundamental 
for the AMBA system which guarantees the fully pipelined nature of the bus and leaves 
sufficient time for the slave to respond. 
When the transfer type HTRANS[1:0] is inserted as BUSY during a burst transfer, the 
transfer sequence is shown in Figure I.9. The transfer type BUSY inserted at T3 results 
in that the address phase of transfer at T3 is extended to next cycle T4 and either the 
read data or the write data is available at a later cycle (T5). 
 
FIGURE I.9 EXAMPLE OF TRANSFERS WITH BUSY TRANSFER TYPE FOR AHB SLAVE [129] 
Any successful transfer is completed with OKAY for the transfer response HRESP 
[1:0] and HIGH for the HREADY. When the transfer response is RETRY with LOW 
for HREADY, the transfer sequence is shown in Figure I.10. The RETRY appeared at 
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T3 results in an IDLE transfer type inserted at T4. Then the master restarts the data 
transfer at T5. 
 
FIGURE I.10 EXAMPLE OF TRANSFERS WITH RETRY RESPONSE FOR AHB SLAVE [129] 
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The interface of a typical APB slave module according to the AMBA specification is 
shown in Figure I.11. The details of the inputs and outputs can be found in Table I.3. 
Compared to the interface for AHB slave, the APB slave is much simpler. 
 
FIGURE I.11THE INTERFACE OF AHB SLAVE MODULE [129] 
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TABLE I.3 INPUTS AND OUTPUTS FOR APB SLAVE [129] 
Name Type Description 
PCLK Input Clock signal for the bus transfer, valid on the rising 
edge. 
PRESETn Input Rest signal for the bus transfer, valid when LOW. 
PSELx Input Slave select signal, indicates whether the current 
transfer is for this slave. 
PENABLE Input Strobe signal, indicates the second phrase of APB 
transfer when data is ready to sample. 
PADDR Input Address bus. 
PWRITE Input Transfer direction, means write transfer when HIGH 
and read transfer when LOW. 
PWDATA Input Write data bus, transfer from master to slave. 
PRDATA Output Read data bus, transfer from slave to master.. 
 
These signals for APB slave are converted from the AHB bus signals by the APB 
bridge. The details about the bridge are not the focus of the work and it is the signals 
generated from APB bridge that need to be known. The examples of APB burst write 
transfers and burst read transfer are shown in Figure I.12 and Figure I.13 respectively. 
 
FIGURE I.12 EXAMPLE OF BURST WRITE TRANSFERS FOR APB SLAVE [129] 
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FIGURE I.13 EXAMPLE OF BURST READ TRANSFERS FOR APB SLAVE [129] 
From the point of view of APB slave, both the burst read and burst write transfer for 
APB slave take two clock cycle. The address signal PWRITE is available during the 
whole APB transfer (either write or read). The write data signal PWDATA is available 
during the whole APB write transfer, while the read data signal PRDATA is only 
available on the second cycle of the read transfer. 
One common feature about the APB write and read transfer is the strobe signal 
PENABLE which is always valid at the second clock cycle and lasts for only one cycle. 
When it is HIGH, the data is ready for either write or read. This is a very important 
feature for APB transfer, which is used to provide the data to and read data from our 
designs SSM-ROM and SSM-BRAM. 
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APPENDIX J RESOURCES INCLUDED IN DVD 
 
x SphinxSourceCode 
Include the open source code for the Sphinx 3, Sphinx Train, CMU-Cambridge 
language model toolkit, aligner sclit and profiler GNU gprof. 
 
x Databases 
Include three databases used for recognition: AN4, RM1 and TIMIT. 
 
x DevelopedCode 
Include the developed code in three separate sub-folders: 
! Bash  Bash code listed in Appendix F. 
! C  C code listed in Appendix G. 
! VHDL  VHDL code listed in Appendix H. 
 
x PublishedWork 
Include the PDF files of this PhD thesis and three published papers. 
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